component

DIX4192TPFBRQ1

Public Made by Adom

by adom

Texas Instruments Audio Interface ICs, TQFP-48(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentinterfacedix4192tpfbrq1factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

DIX4192TPFBRQ1

Texas Instruments · Audio Interface ICs · TQFP-48(7x7)

DIX4192TPFBRQ1 from Texas Instruments, in a TQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RX1+ input Line receiver 1 noninverting input; differential input sensitivity is listed as 150 to 200 mV with 150 mV input hysteresis, and line receiver input voltage is limited to (VDD33 + 0.3) V.
2 RX1- input Line receiver 1 inverting input; differential input sensitivity is listed as 150 to 200 mV with 150 mV input hysteresis, and line receiver input voltage is limited to (VDD33 + 0.3) V.
3 RX2+ input Line receiver 2 noninverting input; differential input sensitivity is listed as 150 to 200 mV with 150 mV input hysteresis, and line receiver input voltage is limited to (VDD33 + 0.3) V.
4 RX2- input Line receiver 2 inverting input; differential input sensitivity is listed as 150 to 200 mV with 150 mV input hysteresis, and line receiver input voltage is limited to (VDD33 + 0.3) V.
5 RX3+ input Line receiver 3 noninverting input; differential input sensitivity is listed as 150 to 200 mV with 150 mV input hysteresis, and line receiver input voltage is limited to (VDD33 + 0.3) V.
6 RX3- input Line receiver 3 inverting input; differential input sensitivity is listed as 150 to 200 mV with 150 mV input hysteresis, and line receiver input voltage is limited to (VDD33 + 0.3) V.
7 RX4+ input Line receiver 4 noninverting input; differential input sensitivity is listed as 150 to 200 mV with 150 mV input hysteresis, and line receiver input voltage is limited to (VDD33 + 0.3) V.
8 RX4- input Line receiver 4 inverting input; differential input sensitivity is listed as 150 to 200 mV with 150 mV input hysteresis, and line receiver input voltage is limited to (VDD33 + 0.3) V.
9 VCC power_in DIR comparator and PLL power supply, 3.3 V nominal; recommended range 3.0 to 3.6 V.
10 AGND power_in DIR comparator and PLL power-supply ground.
11 LOCK output DIR PLL lock flag, active low; it is asserted only when both the AES3 decoder and PLL2 indicate lock.
12 RXCKO output DIR recovered master clock output, described as tri-state.
13 RXCKI input DIR reference clock input.
14 NC unconnected No internal signal connection; internally bonded to the ESD pad.
15 NC unconnected No internal signal connection; internally bonded to the ESD pad.
16 DGND1 power_in Digital core ground.
17 VDD18 power_in Digital core supply, 1.8 V nominal; recommended range 1.65 to 1.95 V and absolute maximum 2 V.
18 CPM input Control port mode select: 0 selects SPI mode and 1 selects I2C mode.
19 CS/A0 input Active-low chip select in SPI mode, or programmable slave address bit A0 in I2C mode.
20 CCLK/SCL input Serial data clock for SPI mode or I2C mode (SCL).
21 CDIN/A1 input SPI serial data input, or programmable slave address bit A1 in I2C mode.
22 CDOUT/SDA bidirectional SPI serial data output (tri-state when CS is high), or serial data I/O (SDA) in I2C mode.
23 INT output Interrupt flag, active-low open-drain output that requires a pullup to VIO (10 kΩ is suggested for most applications).
24 RST input Reset input, active low.
25 MCLK input Master clock input, 1 to 27.7 MHz with 45% to 55% duty cycle.
26 GPO1 output General-purpose output 1, forced low/high or driven from an internal logic node selected through control registers 0x1B to 0x1E.
27 GPO2 output General-purpose output 2, forced low/high or driven from an internal logic node selected through control registers 0x1B to 0x1E.
28 GPO3 output General-purpose output 3, forced low/high or driven from an internal logic node selected through control registers 0x1B to 0x1E.
29 GPO4 output General-purpose output 4, forced low/high or driven from an internal logic node selected through control registers 0x1B to 0x1E.
30 DGND2 power_in DIR line receiver bias and DIT line driver digital ground.
31 TX- output DIT line driver inverting output; differential output is 5.4 VPP into a 110 Ω load across TX+ and TX-.
32 TX+ output DIT line driver noninverting output; differential output is 5.4 VPP into a 110 Ω load across TX+ and TX-.
33 VDD33 power_in DIR line receiver bias and DIT line driver supply, 3.3 V nominal; recommended range 3.0 to 3.6 V.
34 AESOUT output DIT buffered AES3-encoded CMOS logic-level output; forced low when AESOFF is set.
35 BLS bidirectional DIT block start clock, configured as input or output by the BLSM register bit.
36 SYNC output DIT internal sync clock output.
37 BCKA bidirectional Audio serial port A bit clock.
38 LRCKA bidirectional Audio serial port A left/right clock.
39 SDINA input Audio serial port A data input.
40 SDOUTA output Audio serial port A data output.
41 NC unconnected No internal signal connection; internally bonded to the ESD pad.
42 VIO power_in Logic I/O supply; operates from 1.65 V to 3.6 V (3.3 V nominal).
43 DGND3 power_in Logic I/O ground.
44 BGND power_in Substrate ground; connect to AGND (pin 10).
45 SDOUTB output Audio serial port B data output.
46 SDINB input Audio serial port B data input.
47 LRCKB bidirectional Audio serial port B left/right clock.
48 BCKB bidirectional Audio serial port B bit clock.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TQFP-48(7x7)
Category Interface
Pins 48

CAD (KiCad official)

  • Symbol: DIX4192TPFBRQ1
  • Footprint: Package_QFP:TQFP-48_7x7mm_P0.5mm
  • 3D model: TQFP-48(7x7) (KiCad packages3D, STEP)
  • 3D model files: dix4192tpfbrq1-etched.step / dix4192tpfbrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dix4192tpfbrq1.step / dix4192tpfbrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (70 pp, sha256 dde4e8a8e4e4e262, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF