Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

UCD90120ARGCR

Texas Instruments · Monitors & Reset Circuits · VQFN-64-EP(9x9)

UCD90120ARGCR from Texas Instruments, in a VQFN-64-EP(9x9). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 MON1 input Analog voltage monitoring input with 0 V to 2.5 V range.
2 MON2 input Analog voltage monitoring input with 0 V to 2.5 V range.
3 MON3 input Analog voltage monitoring input with 0 V to 2.5 V range.
4 MON4 input Analog voltage monitoring input with 0 V to 2.5 V range.
5 MON5 input Analog voltage monitoring input with 0 V to 2.5 V range.
6 MON6 input Analog voltage monitoring input with 0 V to 2.5 V range.
7 V33DIO1 power_in Digital I/O 3.3 V power supply.
8 DVSS1 power_in Digital ground reference.
9 RESET input Active-low device reset input; hold low for at least 2 μs to reset device.
10 TRCK output Test return clock output.
11 GPIO1 bidirectional General-purpose digital input/output pin.
12 GPIO2 bidirectional General-purpose digital input/output pin.
13 GPIO3 bidirectional General-purpose digital input/output pin.
14 GPIO4 bidirectional General-purpose digital input/output pin.
15 PMBUS_CLK tri_state PMBus clock I/O pin; external pullup resistor to 3.3 V required.
16 PMBUS_DATA tri_state PMBus data I/O pin; external pullup resistor to 3.3 V required.
17 FPWM1/GPIO5 bidirectional Programmable PWM output (15.259 kHz to 125 MHz) or general-purpose I/O pin.
18 FPWM2/GPIO6 bidirectional Programmable PWM output (15.259 kHz to 125 MHz) or general-purpose I/O pin.
19 FPWM3/GPIO7 bidirectional Programmable PWM output (15.259 kHz to 125 MHz) or general-purpose I/O pin.
20 FPWM4/GPIO8 bidirectional Programmable PWM output (15.259 kHz to 125 MHz) or general-purpose I/O pin.
21 FPWM5/GPIO9 bidirectional Programmable PWM output (15.259 kHz to 125 MHz) or general-purpose I/O pin.
22 FPWM6/GPIO10 bidirectional Programmable PWM output (15.259 kHz to 125 MHz) or general-purpose I/O pin.
23 FPWM7/GPIO11 bidirectional Programmable PWM output (15.259 kHz to 125 MHz) or general-purpose I/O pin.
24 FPWM8/GPIO12 bidirectional Programmable PWM output (15.259 kHz to 125 MHz) or general-purpose I/O pin.
25 GPIO13 bidirectional General-purpose digital input/output pin.
26 DVSS2 power_in Digital ground reference.
27 PMBALERT# tri_state PMBus alert open-drain output (active-low); external pullup resistor to 3.3 V required.
28 PMBUS_CNTRL input PMBus control input pin.
29 GPIO14 bidirectional General-purpose digital input/output pin.
30 GPIO15 bidirectional General-purpose digital input/output pin.
31 PWM1/GPI1 bidirectional Fixed 10 kHz PWM output or general-purpose input pin.
32 PWM2/GPI2 bidirectional Fixed 1 kHz PWM output or general-purpose input pin.
33 GPIO16 bidirectional General-purpose digital input/output pin.
34 GPIO17 bidirectional General-purpose digital input/output pin.
35 GPIO18 bidirectional General-purpose digital input/output pin.
36 TCK/GPIO19 bidirectional Test clock input or general-purpose I/O pin.
37 TDO/GPIO20 bidirectional Test data out pin or general-purpose I/O pin.
38 TDI/GPIO21 bidirectional Test data in pin or general-purpose I/O; tie to 3.3 V with 10 kΩ resistor.
39 TMS/GPIO22 bidirectional Test mode select pin or general-purpose I/O; tie to 3.3 V with 10 kΩ resistor.
40 TRST input Test reset input pin; tie to ground with 10 kΩ resistor.
41 PWM4/GPI4 bidirectional Programmable PWM output (0.93 Hz to 7.8125 MHz) or general-purpose input pin.
42 PWM3/GPI3 bidirectional Programmable PWM output (0.93 Hz to 7.8125 MHz) or general-purpose input pin.
43 DVSS3 power_in Digital ground reference.
44 V33DIO2 power_in Digital I/O 3.3 V power supply.
45 V33D power_in Digital core 3.3 V power supply.
46 V33A power_in Analog 3.3 V power supply.
47 BPCap passive 1.8 V bypass capacitor connection.
48 AVSS2 power_in Analog ground reference.
49 AVSS1 power_in Analog ground reference.
50 MON10 input Analog voltage monitoring input with 0.2 V to 2.5 V range.
51 NC1 unconnected Not connected.
52 MON11 input Analog voltage monitoring input with 0.2 V to 2.5 V range.
53 NC2 unconnected Not connected.
54 MON12 input Analog voltage monitoring input with 0.2 V to 2.5 V range.
55 NC3 unconnected Not connected.
56 MON13 input Analog voltage monitoring input with 0.2 V to 2.5 V range.
57 NC4 unconnected Not connected.
58 V33FB unconnected Linear regulator feedback connection; leave unconnected.
59 MON7 input Analog voltage monitoring input with 0 V to 2.5 V range.
60 PMBUS_ADDR1 input PMBus analog address input (most-significant address bit).
61 PMBUS_ADDR0 input PMBus analog address input (least-significant address bit).
62 MON8 input Analog voltage monitoring input with 0 V to 2.5 V range.
63 MON9 input Analog voltage monitoring input with 0 V to 2.5 V range.
64 AVSS3 power_in Analog ground reference.
65 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-64-EP(9x9)
Category Power Supply Chip
Pins 65

CAD (KiCad official)

  • Symbol: UCD90120ARGCR
  • Footprint: Package_DFN_QFN:QFN-64-1EP_9x9mm_P0.5mm_EP6x6mm
  • 3D model: VQFN-64-EP(9x9) (KiCad packages3D, STEP)
  • 3D model files: ucd90120argcr-etched.step / ucd90120argcr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ucd90120argcr.step / ucd90120argcr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (59 pp, sha256 29657f8f074d2e8f, retrieved 2026-10-05, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF