Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74AUC1G17DRLR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · SOT-553-5

SN74AUC1G17DRLR from Texas Instruments, in a SOT-553-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No internal connection.
2 A input Schmitt-trigger logic input accepting 0 to 3.6 V.
3 GND power_in Ground (supply return).
4 Y output Buffered logic output with ±8 mA drive at 1.8 V.
5 VCC power_in Positive supply voltage, 0.8 to 2.7 V recommended operation.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-553-5
Category Logic
Pins 5

CAD (KiCad official)

  • Symbol: SN74AUC1G17DRLR
  • Footprint: Package_TO_SOT_SMD:SOT-553
  • 3D model: SOT-553-5 (KiCad packages3D, STEP)
  • 3D model files: sn74auc1g17drlr-etched.step / sn74auc1g17drlr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74auc1g17drlr.step / sn74auc1g17drlr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (26 pp, sha256 87edac67385b28c1, retrieved 2026-09-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF