AZ1117CH-5.0TRG1
Public Made by Adomby adom
Diodes Incorporated Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-223. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownAZ1117CH-5.0TRG1
Diodes Incorporated · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-223
AZ1117CH-5.0TRG1 from Diodes Incorporated, in a SOT-223. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground reference for the regulator. On the fixed-voltage AZ1117CH-5.0 the ADJ/GND pin functions as the device ground return. |
| 2 | VOUT | power_out | Regulated 5.0V output (typ 5.0V, ±1%). Requires a minimum 10µF output capacitor with ESR < 20Ω for stability; supplies up to ~1A load current within the current-limit of 1.35A typical. |
| 3 | VIN | power_in | Unregulated input supply. Recommended operating input voltage up to 15V (18V absolute max). Requires at least VOUT + VDROP (typ 1.2V @ 0.8A) headroom. |
| 4 | VOUT | power_out | Tab / heat-slug pad, electrically connected to VOUT (pin 2). Provides the primary thermal path; solder to a copper pour for heat sinking (θJA ≈ 125°C/W without heatsink for SOT-223). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Diodes Incorporated |
| Package | SOT-223 |
| Category | PMIC |
| Pins | 4 |
Ordering variants
AZ1117CH-5.0TRG1AZ1117CH-5.0TRG1H2AZ1117CH-5.0TRG1RAZ1117CH-5.0TRG1R2AZ1117CH-5.0TRG1TO252-2 (3)AZ1117CH-5.0TRG1TO252-2 (4)AZ1117CH-5.0TRG1TO252-2 (5)
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Line Regulation | VRLINE | 0.5 | 6 | mV | 1.5V ≤ VIN-VOUT ≤ 10V | 5 | |
| Line Regulation (wide temperature row) | VRLINE | 10 | mV | 1.5V ≤ VIN-VOUT ≤ 10V | 5 | ||
| Load Regulation | VRLOAD | 2 | mV | 5 | |||
| Load Regulation (wide temperature row) | VRLOAD | 15 | mV | 5 | |||
| Dropout Voltage (SOT223 package) | VDROP | 1.2 | 1.3 | V | ΔVOUT = 1%, IOUT = 0.8A | 5 | |
| Current Limit | ILIMIT | 1 | 1.35 | A | 5 | ||
| Quiescent Current | IQ | 4 | 6 | mA | IOUT = 0 | 5 | |
| Input Voltage (absolute maximum) | VIN | 18 | V | 4 | |||
| Operating Junction Temperature Range (absolute maximum) | TJ | 150 | °C | 4 | |||
| Storage Temperature Range | TSTG | -65 | 150 | °C | 4 | ||
| Lead Temperature (soldering, 10 sec) | TLEAD | 260 | °C | Soldering, 10 sec | 4 | ||
| ESD (Human Body Model) | 4000 | V | 4 | ||||
| Thermal Resistance Junction to Ambient, without heatsink (SOT223) | θJA | 125 | °C/W | Without heatsink | 4 | ||
| Thermal Resistance Junction to Ambient, with heatsink (SOT223) | θJA | 100 | °C/W | With heatsink (Note 6: 100mm² copper, 2oz, 2-layer FR-4) | 4 | ||
| Thermal Resistance Junction to Case (SOT223) | θJC | 15 | °C/W | 6 | |||
| Input Voltage (recommended operating) | VIN | 15 | V | 4 | |||
| Operating Junction Temperature Range (recommended operating) | TJ | -20 | 125 | °C | 4 |
CAD (KiCad official)
- Symbol:
AZ1117CH-5.0TRG1 - Footprint:
Package_TO_SOT_SMD:SOT-223-3_TabPin2 - 3D model: SOT-223 (KiCad packages3D, STEP)
- 3D model files:
az1117ch-5-0trg1-etched.step/az1117ch-5-0trg1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);az1117ch-5-0trg1.step/az1117ch-5-0trg1.glbare the bare package body.
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
az1117ch-5-0trg1.step |
64 KB | You want the bare part, or you mark your own boards. |
az1117ch-5-0trg1-etched.step |
2.1 MB | You want the part with AZ1117CH-5.0TRG1 already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 539 faces against 75 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Diodes Incorporated datasheet (24 pp, sha256
8333717aa7b5f90f, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).