Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TL034CN

Texas Instruments · Pre-ordered Chips · PDIP-14

TL034CN from Texas Instruments, in a PDIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OUT output Output of amplifier 1.
2 1IN− input Inverting input of amplifier 1.
3 1IN+ input Non-inverting input of amplifier 1.
4 VCC+ power_in Positive supply voltage pin.
5 2IN+ input Non-inverting input of amplifier 2.
6 2IN− input Inverting input of amplifier 2.
7 2OUT output Output of amplifier 2.
8 3OUT output Output of amplifier 3.
9 3IN− input Inverting input of amplifier 3.
10 3IN+ input Non-inverting input of amplifier 3.
11 VCC− power_in Negative supply voltage pin.
12 4IN+ input Non-inverting input of amplifier 4.
13 4IN− input Inverting input of amplifier 4.
14 4OUT output Output of amplifier 4.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package PDIP-14
Category Interface ICs
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input offset voltage VIO 0.91 6 mV VCC± = ±5 V; VO = 0, VIC = 0, RS = 50 Ω; TA = 25°C 18
Input offset voltage VIO 0.79 4 mV VCC± = ±15 V; VO = 0, VIC = 0, RS = 50 Ω; TA = 25°C 18
Input offset voltage full range VIO 8.2 mV VCC± = ±5 V; full range 0°C to 70°C 18
Input offset voltage full range VIO 6.2 mV VCC± = ±15 V; full range 0°C to 70°C 18
Input offset current IIO 1 100 pA VCC± = ±5 V; VO = 0, VIC = 0; TA = 25°C 18
Input offset current IIO 9 200 pA VCC± = ±5 V; VO = 0, VIC = 0; See Figure 5; TA = 70°C 18
Input offset current IIO 12 200 pA VCC± = ±15 V; VO = 0, VIC = 0; See Figure 5; TA = 70°C 18
Input bias current IIB 2 200 pA VCC± = ±5 V; VO = 0, VIC = 0; TA = 25°C 18
Input bias current IIB 50 400 pA VCC± = ±5 V; VO = 0, VIC = 0; See Figure 5; TA = 70°C 18
Input bias current IIB 80 400 pA VCC± = ±15 V; VO = 0, VIC = 0; See Figure 5; TA = 70°C 18
Common mode input voltage range full range VICR -1.5 4 V VCC± = ±5 V; full range 0°C to 70°C 18
Common mode input voltage range full range VICR -11.5 14 V VCC± = ±15 V; full range 0°C to 70°C 18
Maximum positive peak output voltage swing VOM+ 3 4.3 V VCC± = ±5 V; RL = 10 kΩ; TA = 25°C 18
Maximum positive peak output voltage swing VOM+ 13 14 V VCC± = ±15 V; RL = 10 kΩ; TA = 25°C 18
Maximum negative peak output voltage swing VOM− -3 -4.2 V VCC± = ±5 V; RL = 10 kΩ; TA = 25°C 18
Maximum negative peak output voltage swing VOM− -12.5 -13.9 V VCC± = ±15 V; RL = 10 kΩ; TA = 25°C 18
Large-signal differential voltage amplification AVD 4 12 V/mV VCC± = ±5 V; RL = 10 kΩ; VO = ±2.3 V; TA = 25°C 18
Large-signal differential voltage amplification AVD 5 14.3 V/mV VCC± = ±15 V; RL = 10 kΩ; VO = ±10 V; TA = 25°C 18
Common-mode rejection ratio CMRR 70 87 dB VCC± = ±5 V; VIC = VICRmin, VO = 0, RS = 50 Ω; TA = 25°C 18
Common-mode rejection ratio CMRR 75 94 dB VCC± = ±15 V; VIC = VICRmin, VO = 0, RS = 50 Ω; TA = 25°C 18
Supply-voltage rejection ratio kSVR 75 96 dB VCC± = ±5 V to ±15 V; VO = 0, RS = 50 Ω; TA = 25°C 18
Total power dissipation (two amplifiers) PD 7.7 10 mW VCC± = ±5 V; VO = 0, No load; TA = 25°C 19
Total power dissipation (two amplifiers) PD 26 34 mW VCC± = ±15 V; VO = 0, No load; TA = 25°C 19
Supply current (four amplifiers) ICC 0.77 1 mA VCC± = ±5 V; VO = 0, No load; TA = 25°C 19
Supply current (four amplifiers) ICC 0.87 1.12 mA VCC± = ±15 V; VO = 0, No load; TA = 25°C 19
Positive slew rate at unity gain SR+ 1.5 2.9 V/μs VCC± = ±15 V; RL = 10 kΩ, CL = 100 pF; See Figure 1; TA = 25°C 19
Positive slew rate at unity gain SR+ 1 2.6 V/μs VCC± = ±15 V; RL = 10 kΩ, CL = 100 pF; See Figure 1; TA = 0°C 19
Negative slew rate at unity gain SR− 1.5 5.1 V/μs VCC± = ±15 V; RL = 10 kΩ, CL = 100 pF; See Figure 1; TA = 25°C 19
Negative slew rate at unity gain SR− 1.5 5 V/μs VCC± = ±15 V; RL = 10 kΩ, CL = 100 pF; See Figure 1; TA = 0°C 19
Supply voltage VCC± 5 15 V C suffix (TL034C) 5
Common mode input voltage VIC -1.5 4 V VCC± = ±5 V; C suffix 5
Common mode input voltage VIC -11.5 14 V VCC± = ±15 V; C suffix 5
Operating free-air temperature TA 0 70 °C C suffix 5
Supply voltage VCC+ VCC+ 18 V See Note 1 5
Supply voltage VCC− VCC− -18 V See Note 1 5
Differential input voltage VID -30 30 V See Note 2 5
Input voltage (any input) VI -15 15 V See Notes 1 and 3 5
Input current (each input) II -1 1 mA each input 5
Output current (each output) IO -40 40 mA each output 5
Total current into VCC+ 160 mA 5
Total current out of VCC− 160 mA 5
Storage temperature range Tstg -65 150 °C 5
Lead temperature (D, N, P, or PW package) 260 °C 1,6 mm (1/16 inch) from case for 10 seconds 5
Package thermal impedance (N package) θJA 80 °C/W N package; calculated per JESD 51-7 5

CAD (KiCad official)

  • Symbol: TL034CN
  • Footprint: Package_DIP:DIP-14_W7.62mm
  • 3D model: PDIP-14 (KiCad packages3D, STEP)
  • 3D model files: tl034cn-etched.step / tl034cn-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tl034cn.step / tl034cn.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (68 pp, sha256 1bd4e879f663476a, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF