Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

L32AOC013560PBL

Lucki · Crystal Oscillators · SMD3225-4P

L32AOC013560PBL from Lucki, in a SMD3225-4P. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 E/D input Enable/disable input: high (VIH 0.7VDD to VDD) or open enables normal output at pin 3, while low (VIL 0 to 0.3VDD) puts pin 3 in high impedance and stops oscillation; a low-plus-floating state is unstable and disallowed.
2 GND power_in Ground reference; a 0.01uF bypass capacitor should be placed between VDD (pin 4) and this GND pin to minimize power supply noise.
3 Output output HCMOS clock output at 13.560 MHz, with 45-55% symmetry, 4.0 ns maximum rise and fall times (10-90%), and a recommended load of 15 pF (one CMOS/TTL gate).
4 VDD power_in Supply pin rated 3.3 V ±10%; a 0.01uF bypass capacitor should be placed between this pin and GND (pin 2).

Key specifications

Parameter Value
Manufacturer Lucki
Package SMD3225-4P
Category Crystals, Oscillators, Resonators
Pins 4

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Frequency stability (all conditions, see note *) -20 20 ppm All condition* 3
Operating temperature range TOPR -10 70 ℃ 3
Storage temperature TSTG -55 125 ℃ 3
Power supply voltage tolerance (nominal 3.3 V) VDD -10 10 % Nominal 3.3 V 3
Aging per year Fa -3 3 ppm First Year 3
Supply current IDD 10 A 3
Output symmetry Sym 45 55 % 3
Rise time Tr 4 ns 10%~90%VDD 3
Fall time Tf 4 ns 90%~10%VDD 3
Output voltage high VOH 90 % VDD 3
Output voltage low VOL 10 % VDD 3
Enable input high level (pin 1) VIH 0.7 *VDD Pin 1 high or open; upper limit is VDD 4
Enable input low level (pin 1) VIL 0.3 *VDD Pin 1 low; lower limit is 0 V 4
Start-up time 10 S 3
Nominal frequency F0 13.56 MHz 3
Power supply voltage (nominal) VDD 3.3 V ±10% per tolerance row 3
Output load (HCMOS) Hcmos Load 15 pF 3

CAD (KiCad official)

  • Symbol: L32AOC013560PBL
  • Footprint: Crystal:Crystal_SMD_3225-4Pin_3.2x2.5mm
  • 3D model: SMD3225-4P (KiCad packages3D, STEP)
  • 3D model files: l32aoc013560pbl-etched.step / l32aoc013560pbl-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); l32aoc013560pbl.step / l32aoc013560pbl.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Lucki datasheet (10 pp, sha256 ab1d334bcb2cbfbe, retrieved 2026-10-15, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF