Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

BQ296213DSGR

Texas Instruments · Battery Management · WSON-8-EP(2x2)

BQ296213DSGR from Texas Instruments, in a WSON-8-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Non-regulated power input; recommended VDD is 3 V to 20 V (at least 4 V when the REG output is enabled), absolute maximum VDD-VSS is 30 V, and a series resistor with a capacitor to VSS is used for filtering.
2 V4 input Sense input for the top cell voltage (V4 relative to V3); the recommended cell voltage range is 0 V to 5 V, with an absolute maximum of 30 V, and it requires a series RIN (900 Ω to 4.7 kΩ) and CIN (0.01 µF to 1.0 µF) filter.
3 V3 input Sense input for the third cell voltage (V3 relative to V2); the recommended cell voltage range is 0 V to 5 V, with an absolute maximum of 30 V, and it requires a series RIN (900 Ω to 4.7 kΩ) and CIN (0.01 µF to 1.0 µF) filter.
4 V2 input Sense input for the second cell voltage (V2 relative to V1); the recommended cell voltage range is 0 V to 5 V, with an absolute maximum of 30 V, and it requires a series RIN (900 Ω to 4.7 kΩ) and CIN (0.01 µF to 1.0 µF) filter.
5 V1 input Sense input for the bottom cell positive voltage (V1 relative to VSS); the recommended cell voltage range is 0 V to 5 V, and unused Vn pins must be shorted to the Vn-1 pin in low cell-count configurations.
6 VSS power_in Ground connection to the IC ground and to the negative terminal of the bottom cell; it must be connected first during cell connection and power-up to avoid damage to REG.
7 OUT output Overvoltage fault output, CMOS high-active or open-drain low-active, used to drive an external NMOS FET that shorts the fuse to ground; absolute maximum OUT-VSS is 30 V.
8 REG power_out Regulated supply output (2 mA maximum, 3.3 V/3.15 V/3.0 V options for BQ2962) that needs a ceramic capacitor to VSS (at least 0.47 µF, 1 µF recommended), with absolute maximum REG-VSS of 3.6 V.
9 PWPD power_in Exposed thermal pad; TI recommends connecting it to VSS on the PCB.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-8-EP(2x2)
Category Power Management (PMIC)
Pins 9

CAD (KiCad official)

  • Symbol: BQ296213DSGR
  • Footprint: Package_SON:WSON-8-1EP_2x2mm_P0.5mm_EP0.9x1.6mm
  • 3D model: WSON-8-EP(2x2) (KiCad packages3D, STEP)
  • 3D model files: bq296213dsgr-etched.step / bq296213dsgr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); bq296213dsgr.step / bq296213dsgr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (32 pp, sha256 e6a927461563434f, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF