Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

LTC6752IMS8-2#TRPBF

Analog Devices · Pre-ordered Chips · MSOP-8

LTC6752IMS8-2#TRPBF from Analog Devices, in a MSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Positive supply for the input stage of the LTC6752-2, with an input supply range of 2.45V to 5.25V.
2 +IN input Positive comparator input whose voltage range can go from VEE to VCC.
3 -IN input Negative comparator input whose voltage range can go from VEE to VCC.
4 SHDN input Active-low comparator shutdown with a threshold 0.6V above VEE; the comparator is enabled when the pin is left unconnected.
5 LE/HYST input Adjusts hysteresis and latches the output when taken to within 300mV above VEE; leaving it unconnected gives a typical hysteresis of 5mV.
6 VEE power_in Negative power supply, normally tied to ground.
7 Q output Comparator output, driven high when +IN is greater than -IN and driven low when +IN is less than -IN.
8 VDD power_in Positive supply for the output stage of the LTC6752-2, typically 1.71V to 3.5V.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package MSOP-8
Category Interface ICs
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Stage Supply Voltage (VCC-VEE) VCC - VEE 2.45 5.25 V LTC6752-2/LTC6752-3/LTC6752-4 input stage; l 3
Output Stage Supply Voltage (VDD-VEE) VDD - VEE 1.71 3.5 V LTC6752-2/LTC6752-3/LTC6752-4 output stage; l 3
Input Offset Voltage VOS -5.5 5.5 mV TA=25°C; VCC=VDD=2.5V 3
Input Offset Voltage over temperature VOS -8.5 8.5 mV over specified temperature range (l); VCC=VDD=2.5V 3
Input Offset Voltage Drift TCVOS 18 µV/°C l; VCC=VDD=2.5V 3
Input Bias Current (low common mode, VCM=VEE+0.3V) IB -3.8 -1.35 µA VCM = VEE + 0.3V; TA=25°C; VCC=VDD=2.5V 3
Input Bias Current over temperature (VCM=VEE+0.3V) IB -4 µA VCM = VEE + 0.3V; l 3
Input Bias Current (high common mode, VCM=VCC-0.3V) IB 0.3 1.25 µA VCM = VCC - 0.3V; TA=25°C; VCC=VDD=2.5V 3
Input Bias Current over temperature (VCM=VCC-0.3V) IB 2.1 µA VCM = VCC - 0.3V; l 3
Input Offset Current IOS -0.75 0.75 µA l; VCC=VDD=2.5V 3
Common Mode Rejection Ratio, Low VCM Region CMRR_LVCM 51 69 dB VCM = VEE - 0.2V to VCC - 1.5V; TA=25°C 3
Common Mode Rejection Ratio, Low VCM Region over temperature CMRR_LVCM 46 dB VCM = VEE - 0.2V to VCC - 1.5V; l 3
Common Mode Rejection Ratio, Full Range CMRR_FR 50 65 dB VCM = VEE - 0.2V to VCC + 0.1V; TA=25°C 3
Common Mode Rejection Ratio, Full Range over temperature CMRR_FR 45.5 dB VCM = VEE - 0.2V to VCC + 0.1V; l 3
Input Power Supply Rejection Ratio PSRR_VCC 59 74 dB VCM=0.3V, VDD=2.5V, VCC 2.45V to 5.25V (LTC6752-2/-3/-4); TA=25°C 4
Input Power Supply Rejection Ratio over temperature PSRR_VCC 57 dB VCM=0.3V, VDD=2.5V, VCC 2.45V to 5.25V; l 4
Output Power Supply Rejection Ratio PSRR_VDD 56 71 dB VCM=0.3V, VDD 1.71V to 3.5V (LTC6752-2/-3/-4); TA=25°C 4
Output Power Supply Rejection Ratio over temperature PSRR_VDD 51 dB VCM=0.3V, VDD 1.71V to 3.5V; l 4
Output High Voltage VOH 130 260 340 mV ISOURCE = 8mA; l 4
Output Low Voltage VOL 200 340 400 mV ISINK = 8mA; l 4
Output Short-Circuit Current Source ISC 16 30 mA Source; TA=25°C 4
Output Short-Circuit Current Source over temperature ISC 12 mA Source; l 4
Output Short-Circuit Current Sink ISC 15 22 mA Sink; TA=25°C 4
Output Short-Circuit Current Sink over temperature ISC 9 mA Sink; l 4
VCC Supply Current, Device On (LTC6752-2/-3/-4) IVCC 1.9 2.25 2.5 mA LTC6752-2/LTC6752-3/LTC6752-4; l 4
VDD Supply Current, Device On (LTC6752-2/-4) IVDD 2.6 3.2 3.4 mA LTC6752-2/LTC6752-4; l 4
Total Supply Current, Device On (LTC6752-2/-4) ITOTAL 4.5 5 5.9 mA LTC6752/LTC6752-1/LTC6752-2/LTC6752-4; l 4
Propagation Delay tPD 2.9 5 ns VOVERDRIVE = 50mV; TA=25°C 4
Propagation Delay over temperature tPD 5.5 ns VOVERDRIVE = 50mV; l 4
Toggle Rate (LTC6752-2) TR 280 MHz 100mVP-P input, LTC6752/LTC6752-1/LTC6752-2/LTC6752-4 4
LE/HYST Pin Voltage Open Circuit VLE/HYST 1.05 1.25 1.45 V Open circuit; l 5
Resistance Looking Into LE/HYST RHYST 15 20 25 kΩ LE/HYST pin voltage < open circuit value; l 5
Latch Pin Voltage, Latch Guaranteed VIL_LE 0.3 V l 5
Latch Pin Voltage, Hysteresis Disabled Output Not Latched VIH_LE 1.7 V l 5
Latch Pin Current High IIH_LE 30 72 µA VLE/HYST = 1.7V; l 5
Latch Pin Current Low IIL_LE -70 -47 µA VLE/HYST = 0.3V; l 5
Shutdown Mode Input Stage Supply Current ISD_VCC 400 585 µA VSHDN = 0.6V; TA=25°C 5
Shutdown Mode Input Stage Supply Current over temperature ISD_VCC 620 µA VSHDN = 0.6V; l 5
Shutdown Mode Output Stage Supply Current (LTC6752-2) ISD_VDD 185 340 µA VSHDN = 0.6V, LTC6752-2; TA=25°C 5
Shutdown Mode Output Stage Supply Current over temperature (LTC6752-2) ISD_VDD 380 µA VSHDN = 0.6V, LTC6752-2; l 5
Shutdown Pin Voltage High VIH_SD 1.3 V Part guaranteed to be powered on; l 5
Shutdown Pin Voltage Low VIL_SD 0.6 V Part guaranteed to be powered off; l 5
Total Supply Voltage VCC to VEE (LTC6752-2/-3/-4) VCC - VEE 5.5 V LTC6752-2/LTC6752-3/LTC6752-4 2
Input Current (+IN, -IN, SHDN, LE/HYST) -10 10 mA Note 2 2
Output Current (Q, Q) -50 50 mA Note 3 2
Specified Temperature Range (LTC6752I) -40 85 °C LTC6752I grade 2
Storage Temperature Range -65 125 °C 2
Maximum Junction Temperature 150 °C Note 3 2
Lead Temperature Soldering 300 °C 10s 2
Thermal Resistance Junction to Ambient (MS8) θJA 163 °C/W MS8 package, TJMAX = 150°C (Note 3) 2

CAD (KiCad official)

  • Symbol: LTC6752IMS8-2#TRPBF
  • Footprint: Package_SO:MSOP-8_3x3mm_P0.65mm
  • 3D model: MSOP-8 (KiCad packages3D, STEP)
  • 3D model files: ltc6752ims8-2-trpbf-etched.step / ltc6752ims8-2-trpbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ltc6752ims8-2-trpbf.step / ltc6752ims8-2-trpbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (30 pp, sha256 d0e3d938d1b220ae, retrieved 2026-11-02, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF