component
XL74LS04
Public Made by Adomby adom
XINLUDA Inverters, SOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownXL74LS04
XINLUDA · Inverters · SOP-14
XL74LS04 from XINLUDA, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Inverter 1 input; high-level input voltage min 2 V, low-level max 0.8 V. |
| 2 | 1Y | output | Inverter 1 output (Y = not A); IOH -0.4 mA max, IOL 8 mA max recommended. |
| 3 | 2A | input | Inverter 2 input; high-level input voltage min 2 V, low-level max 0.8 V. |
| 4 | 2Y | output | Inverter 2 output (Y = not A); IOH -0.4 mA max, IOL 8 mA max recommended. |
| 5 | 3A | input | Inverter 3 input; high-level input voltage min 2 V, low-level max 0.8 V. |
| 6 | 3Y | output | Inverter 3 output (Y = not A); IOH -0.4 mA max, IOL 8 mA max recommended. |
| 7 | GND | power_in | Ground reference for the device. |
| 8 | 4Y | output | Inverter 4 output (Y = not A); IOH -0.4 mA max, IOL 8 mA max recommended. |
| 9 | 4A | input | Inverter 4 input; high-level input voltage min 2 V, low-level max 0.8 V. |
| 10 | 5Y | output | Inverter 5 output (Y = not A); IOH -0.4 mA max, IOL 8 mA max recommended. |
| 11 | 5A | input | Inverter 5 input; high-level input voltage min 2 V, low-level max 0.8 V. |
| 12 | 6Y | output | Inverter 6 output (Y = not A); IOH -0.4 mA max, IOL 8 mA max recommended. |
| 13 | 6A | input | Inverter 6 input; high-level input voltage min 2 V, low-level max 0.8 V. |
| 14 | VCC | power_in | Supply voltage, 4.75 V min, 5 V nominal, 5.25 V max. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | XINLUDA |
| Package | SOP-14 |
| Category | Logic |
| Pins | 14 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VCC | 4.75 | 5 | 5.25 | V | 3 | |
| Low-level input voltage | VIL | 0.8 | V | 3 | |||
| High-level input voltage | VIH | 2 | V | 3 | |||
| High-level output current | IOH | -0.4 | mA | 3 | |||
| Low-level output current | IOL | 8 | mA | 3 | |||
| Operating free-air temperature | TA | 0 | 70 | °C | 3 | ||
| Storage temperature range | Tstg | -65 | 150 | °C | 3 | ||
| Package thermal impedance, SOP package | JA | 86 | °C/W | 3 | |||
| High-level output voltage | VOH | 2.7 | 3.4 | V | VCC = MIN, VIL = MAX, IOH= −0.4mA | 3 | |
| Low-level output voltage | VOL | 0.4 | V | VCC = MIN, VIH = 2 V, IOL = 4 mA | 3 | ||
| Low-level output voltage | VOL | 0.25 | 0.5 | V | VCC = MIN, VIH = 2 V, IOL = 8 mA | 3 | |
| Input clamp voltage | VIK | -1.5 | V | VCC = MIN, II = −18 mA | 3 | ||
| Input current at maximum input voltage | II | 0.1 | mA | VCC = MAX, VI = 7 V | 3 | ||
| High-level input current | IIH | 20 | uA | VCC = MAX, VI = 2.7 V | 3 | ||
| Low-level input current | IIL | -0.4 | mA | VCC = MAX, VI = 0.4 V | 3 | ||
| Short-circuit output current | IOS | -20 | -100 | mA | VCC = MAX | 3 | |
| Supply current, outputs high | ICCH | 1.2 | 2.4 | mA | VCC = MAX, VI = 0 V | 3 | |
| Supply current, outputs low | ICCL | 3.6 | 6.6 | mA | VCC = MAX, VI = 4.5 V | 3 | |
| Propagation delay time, high-to-low level output | tPHL | 10 | 15 | ns | RL = 2 k, CL = 15 pF | 3 |
CAD (KiCad official)
- Symbol:
XL74LS04 - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOP-14 (KiCad packages3D, STEP)
- 3D model files:
xl74ls04-etched.step/xl74ls04-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);xl74ls04.step/xl74ls04.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: XINLUDA datasheet (7 pp, sha256
2041eb179d0e33d5, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).