Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

CD4584BE

lingxingic · Inverters · DIP-14

CD4584BE from lingxingic, in a DIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I1 input Data input of inverter 1 (Schmitt-trigger input); input voltage must stay between -0.5 V and VDD+0.5 V, and DC input current is limited to ±10 mA.
2 O1 output Data output of inverter 1, the logical inverse of I1 per the function table (H input gives L output, L gives H).
3 I2 input Data input of inverter 2 (Schmitt-trigger input); input voltage must stay between -0.5 V and VDD+0.5 V, and DC input current is limited to ±10 mA.
4 O2 output Data output of inverter 2, the logical inverse of I2 per the function table.
5 I3 input Data input of inverter 3 (Schmitt-trigger input); input voltage must stay between -0.5 V and VDD+0.5 V, and DC input current is limited to ±10 mA.
6 O3 output Data output of inverter 3, the logical inverse of I3 per the function table.
7 VSS power_in Ground supply voltage; all voltages in the datasheet are referenced to VSS (0 V).
8 O4 output Data output of inverter 4, the logical inverse of I4 per the function table.
9 I4 input Data input of inverter 4 (Schmitt-trigger input); input voltage must stay between -0.5 V and VDD+0.5 V, and DC input current is limited to ±10 mA.
10 O5 output Data output of inverter 5, the logical inverse of I5 per the function table.
11 I5 input Data input of inverter 5 (Schmitt-trigger input); input voltage must stay between -0.5 V and VDD+0.5 V, and DC input current is limited to ±10 mA.
12 O6 output Data output of inverter 6, the logical inverse of I6 per the function table.
13 I6 input Data input of inverter 6 (Schmitt-trigger input); input voltage must stay between -0.5 V and VDD+0.5 V, and DC input current is limited to ±10 mA.
14 VDD power_in Supply voltage; recommended range is 3 V to 15 V, and the absolute maximum supply voltage is +18 V.

Key specifications

Parameter Value
Manufacturer lingxingic
Package DIP-14
Category Logic
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage VDD -0.5 18 V 5
input voltage VI -0.5 V all inputs; upper limit printed as VDD+0.5 5
DC input current IIK -10 10 mA any one input 5
storage temperature Tstg -65 150 ℃ 5
soldering temperature TL 245 ℃ 10s DIP 5
supply voltage VDD 3 15 V 5
ambient temperature Tamb -40 125 ℃ in free air 5
HIGH-level input voltage VIH 2.05 3 3.85 V VDD=5V; Tamb=-40℃ to +125℃ 6
HIGH-level input voltage VIH 4.8 6.4 7.7 V VDD=10V; Tamb=-40℃ to +125℃ 6
HIGH-level input voltage VIH 7.8 9.9 11.7 V VDD=15V; Tamb=-40℃ to +125℃ 6
LOW-level input voltage VIL 1.25 2.3 2.85 V VDD=5V; Tamb=-40℃ to +125℃ 6
LOW-level input voltage VIL 2.4 3.8 5.1 V VDD=10V; Tamb=-40℃ to +125℃ 6
LOW-level input voltage VIL 3.4 5.2 7.1 V VDD=15V; Tamb=-40℃ to +125℃ 6
Hysteresis voltage VH 0.1 0.65 1.4 V VDD=5V; Tamb=-40℃ to +125℃ 6
Hysteresis voltage VH 1.8 2.6 3.6 V VDD=10V; Tamb=-40℃ to +125℃ 6
Hysteresis voltage VH 3.7 4.7 5.7 V VDD=15V; Tamb=-40℃ to +125℃ 6
HIGH-level output voltage VOH 4.95 V VDD=5V; /IO/<1uA; Tamb=-40℃ to +125℃ 6
HIGH-level output voltage VOH 9.95 V VDD=10V; /IO/<1uA; Tamb=-40℃ to +125℃ 6
HIGH-level output voltage VOH 14.95 V VDD=15V; /IO/<1uA; Tamb=-40℃ to +125℃ 6
LOW-level output voltage VOL 0.05 V VDD=5V; /IO/<1uA; Tamb=-40℃ to +125℃ 6
HIGH-level output current IOH -0.3 mA VDD=5V; VO=4.6V; Tamb=-40℃ to +125℃ 6
HIGH-level output current IOH -1.15 mA VDD=5V; VO=2.5V; Tamb=-40℃ to +125℃ 6
HIGH-level output current IOH -0.45 mA VDD=10V; VO=9.5V; Tamb=-40℃ to +125℃ 6
HIGH-level output current IOH -1.4 mA VDD=15V; VO=13.5V; Tamb=-40℃ to +125℃ 6
LOW-level output current IOL 0.29 mA VDD=5V; VO=0.4V; Tamb=-40℃ to +125℃ 6
LOW-level output current IOL 0.38 mA VDD=10V; VO=0.5V; Tamb=-40℃ to +125℃ 6
LOW-level output current IOL 1.2 mA VDD=15V; VO=1.5V; Tamb=-40℃ to +125℃ 6
input leakage current II -4 4 uA VDD=15V; VI=15V or GND; Tamb=-40℃ to +125℃ 6
supply current IDD 7.5 uA VDD=5V; VI=5V or GND; IO=0A; Tamb=-40℃ to +125℃ 6
supply current IDD 15 uA VDD=10V; VI=10V or GND; IO=0A; Tamb=-40℃ to +125℃ 6
supply current IDD 30 uA VDD=15V; VI=15V or GND; IO=0A; Tamb=-40℃ to +125℃ 6
HIGH-level output current IOH -0.34 mA VDD=5V; VO=4.6V; Tamb=-40℃ to +85℃ 5
HIGH-level output current IOH -1.3 mA VDD=5V; VO=2.5V; Tamb=-40℃ to +85℃ 5
HIGH-level output current IOH -0.55 mA VDD=10V; VO=9.5V; Tamb=-40℃ to +85℃ 5
HIGH-level output current IOH -1.65 mA VDD=15V; VO=13.5V; Tamb=-40℃ to +85℃ 5
LOW-level output current IOL 0.34 mA VDD=5V; VO=0.4V; Tamb=-40℃ to +85℃ 5
LOW-level output current IOL 0.46 mA VDD=10V; VO=0.5V; Tamb=-40℃ to +85℃ 5
LOW-level output current IOL 1.4 mA VDD=15V; VO=1.5V; Tamb=-40℃ to +85℃ 5
input leakage current II -2 2 uA VDD=15V; VI=15V or GND; Tamb=-40℃ to +85℃ 5
propagation delay time tPHL, tPLH 240 ns VDD=5V; CL=50pF, see Figure 4; Tamb=-40℃ to +125℃ 7
propagation delay time tPHL, tPLH 120 ns VDD=10V; CL=50pF, see Figure 4; Tamb=-40℃ to +125℃ 7
propagation delay time tPHL, tPLH 96 ns VDD=15V; CL=50pF, see Figure 4; Tamb=-40℃ to +125℃ 7
transition time tTHL, tTLH 408 ns VDD=5V; CL=50pF, see Figure 4; Tamb=-40℃ to +125℃ 7
transition time tTHL, tTLH 192 ns VDD=10V; CL=50pF, see Figure 4; Tamb=-40℃ to +125℃ 7
transition time tTHL, tTLH 144 ns VDD=15V; CL=50pF, see Figure 4; Tamb=-40℃ to +125℃ 7
propagation delay time tPHL, tPLH 80 200 ns VDD=5V; CL=50pF, see Figure 4; Tamb=-40℃ to +85℃ 6
propagation delay time tPHL, tPLH 50 100 ns VDD=10V; CL=50pF, see Figure 4; Tamb=-40℃ to +85℃ 6
propagation delay time tPHL, tPLH 40 80 ns VDD=15V; CL=50pF, see Figure 4; Tamb=-40℃ to +85℃ 6
transition time tTHL, tTLH 170 340 ns VDD=5V; CL=50pF, see Figure 4; Tamb=-40℃ to +85℃ 6
transition time tTHL, tTLH 80 160 ns VDD=10V; CL=50pF, see Figure 4; Tamb=-40℃ to +85℃ 6
transition time tTHL, tTLH 60 120 ns VDD=15V; CL=50pF, see Figure 4; Tamb=-40℃ to +85℃ 6

CAD (KiCad official)

  • Symbol: CD4584BE
  • Footprint: Package_DIP:DIP-14_W7.62mm
  • 3D model: DIP-14 (KiCad packages3D, STEP)
  • 3D model files: cd4584be-etched.step / cd4584be-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd4584be.step / cd4584be.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: lingxingic datasheet (12 pp, sha256 762a1c90de7ba888, retrieved 2026-10-15, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF