Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

LMH7324SQ

Texas Instruments · Comparators · WQFN-32(5x5)

LMH7324SQ from Texas Instruments, in a WQFN-32(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCCOA power_in Positive supply for output stage A, independent of the input stage supply, allowing output levels of different logic families.
2 ~{QA} output Inverted output A, with output levels determined by the choice of VCCOA.
3 QA output Output A, with output levels determined by the choice of VCCOA.
4 VEEA power_in Negative supply A; all four VEE pins are circular connected together via two antiparallel diodes.
5 VEEB power_in Negative supply B; all four VEE pins are circular connected together via two antiparallel diodes.
6 QB output Output B, with output levels determined by the choice of VCCOB.
7 ~{QB} output Inverted output B, with output levels determined by the choice of VCCOB.
8 VCCOB power_in Positive supply for output stage B, independent of the input stage supply, allowing output levels of different logic families.
9 VCCIB power_in Positive supply for input stage B, independent of the output stage supply; VCCI and VCCO share the same ground pin VEE.
10 INB- input Negative input B for analog voltages between 200 mV below VEE and 2V below VCCI.
11 INB+ input Positive input B for analog voltages between 200 mV below VEE and 2V below VCCI.
12 VEEB power_in Negative supply B; all four VEE pins are circular connected together via two antiparallel diodes.
13 VEEC power_in Negative supply C; all four VEE pins are circular connected together via two antiparallel diodes.
14 INC+ input Positive input C for analog voltages between 200 mV below VEE and 2V below VCCI.
15 INC- input Negative input C for analog voltages between 200 mV below VEE and 2V below VCCI.
16 VCCIC power_in Positive supply for input stage C, independent of the output stage supply; VCCI and VCCO share the same ground pin VEE.
17 VCCOC power_in Positive supply for output stage C, independent of the input stage supply, allowing output levels of different logic families.
18 ~{QC} output Inverted output C, with output levels determined by the choice of VCCOC.
19 QC output Output C, with output levels determined by the choice of VCCOC.
20 VEEC power_in Negative supply C; all four VEE pins are circular connected together via two antiparallel diodes.
21 VEED power_in Negative supply D; all four VEE pins are circular connected together via two antiparallel diodes.
22 QD output Output D, with output levels determined by the choice of VCCOD.
23 ~{QD} output Inverted output D, with output levels determined by the choice of VCCOD.
24 VCCOD power_in Positive supply for output stage D, independent of the input stage supply, allowing output levels of different logic families.
25 VCCID power_in Positive supply for input stage D, independent of the output stage supply; VCCI and VCCO share the same ground pin VEE.
26 IND- input Negative input D for analog voltages between 200 mV below VEE and 2V below VCCI.
27 IND+ input Positive input D for analog voltages between 200 mV below VEE and 2V below VCCI.
28 VEED power_in Negative supply D; all four VEE pins are circular connected together via two antiparallel diodes.
29 VEEA power_in Negative supply A; all four VEE pins are circular connected together via two antiparallel diodes.
30 INA+ input Positive input A for analog voltages between 200 mV below VEE and 2V below VCCI.
31 INA- input Negative input A for analog voltages between 200 mV below VEE and 2V below VCCI.
32 VCCIA power_in Positive supply for input stage A, independent of the output stage supply; VCCI and VCCO share the same ground pin VEE.
33 DAP passive Central pad at the bottom of the package that transfers heat out of the part; it is electrically isolated and may be connected to any voltage within the part's allowed range, commonly the lowest supply.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WQFN-32(5x5)
Category Amplifiers/Comparators
Pins 33

CAD (KiCad official)

  • Symbol: LMH7324SQ
  • Footprint: Package_DFN_QFN:QFN-32-1EP_5x5mm_P0.5mm_EP3.3x3.3mm
  • 3D model: WQFN-32(5x5) (KiCad packages3D, STEP)
  • 3D model files: lmh7324sq-etched.step / lmh7324sq-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lmh7324sq.step / lmh7324sq.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (32 pp, sha256 0b1db4cc5a2f6630, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF