Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

MAX14931EASE+

Analog Devices Inc Maxim Integrated · Digital Isolators · SOIC-16

MAX14931EASE+ from Analog Devices Inc Maxim Integrated, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDDA power_in Side A supply, 1.71V to 5.5V referenced to GNDA. Bypass with a 0.1µF ceramic capacitor placed as close as possible to the pin.
2 GNDA power_in Ground reference for side A. Tie to pin 8 (also GNDA); both must connect to the side-A ground domain.
3 INA1 input Logic input 1 on side A. Corresponds to OUTB1 (data transferred A→B). Referenced to GNDA; logic threshold set by VDDA.
4 INA2 input Logic input 2 on side A. Corresponds to OUTB2 (data transferred A→B). Referenced to GNDA; logic threshold set by VDDA.
5 INA3 input Logic input 3 on side A. Corresponds to OUTB3 (data transferred A→B). Referenced to GNDA; logic threshold set by VDDA.
6 OUTA1 output Logic output 1 on side A (reverse-direction channel B→A). Push-pull driver referenced to GNDA; output level swings to VDDA.
7 ENA input Active-high enable for side A outputs. Internal 2µA pullup to VDDA; drive low to place side-A outputs in Hi-Z (takes precedence over default state).
8 GNDA power_in Ground reference for side A (second GNDA pin). Tie to pin 2; both must connect to the side-A ground domain.
9 GNDB power_in Ground reference for side B. Tie to pin 15 (also GNDB); both must connect to the side-B ground domain, which is galvanically isolated from side A.
10 ENB input Active-high enable for side B outputs. Internal 2µA pullup to VDDB; drive low to place side-B outputs in Hi-Z (takes precedence over default state).
11 INB1 input Logic input 1 on side B (reverse-direction channel). Corresponds to OUTA1 (data transferred B→A). Referenced to GNDB; logic threshold set by VDDB.
12 OUTB3 output Logic output 3 on side B (driven by INA3). Push-pull driver referenced to GNDB; output level swings to VDDB.
13 OUTB2 output Logic output 2 on side B (driven by INA2). Push-pull driver referenced to GNDB; output level swings to VDDB.
14 OUTB1 output Logic output 1 on side B (driven by INA1). Push-pull driver referenced to GNDB; output level swings to VDDB.
15 GNDB power_in Ground reference for side B (second GNDB pin). Tie to pin 9; both must connect to the side-B ground domain.
16 VDDB power_in Side B supply, 1.71V to 5.5V referenced to GNDB. Bypass with a 0.1µF ceramic capacitor placed as close as possible to the pin.

Key specifications

Parameter Value
Manufacturer Analog Devices Inc Maxim Integrated
Package SOIC-16
Category Signal Isolation Devices
Pins 16

Ordering variants

Same part, different packaging or reel option.

  • MAX14931EASE+
  • MAX14931EASE+BSE
  • MAX14931EASE+CSE
  • MAX14931EASE+DSE
  • MAX14931EASE+ESE
  • MAX14931EASE+FSE
  • MAX14931EASE+AWE
  • MAX14931EASE+BWE
  • MAX14931EASE+CWE
  • MAX14931EASE+DWE
  • MAX14931EASE+EWE
  • MAX14931EASE+FWE
  • MAX14931EASE+AAE
  • MAX14931EASE+BAE
  • MAX14931EASE+CAE
  • MAX14931EASE+DAE
  • MAX14931EASE+EAE
  • MAX14931EASE+FAE

CAD (KiCad official)

  • Symbol: MAX14931EASE+
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices Inc Maxim Integrated datasheet (None pp, sha256 a98190185ebeb525, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF