component
CEA3252
Public Made by Adomby adom
CET(Chino-Excel Tech) MOSFETs, SOT-89. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownCEA3252
CET(Chino-Excel Tech) · MOSFETs · SOT-89
CEA3252 from CET(Chino-Excel Tech), in a SOT-89. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | G | input | Gate; drive with VGS up to ±20V, with RDS(ON) specified at VGS = 10V and 4.5V. |
| 2 | D | passive | Drain, connected to the exposed tab; rated 30V VDS and 5A continuous (20A pulsed). |
| 3 | S | passive | Source terminal of the N-channel MOSFET, with the body diode running from source to drain. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | CET(Chino-Excel Tech) |
| Package | SOT-89 |
| Category | Transistors |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Gate Threshold Voltage | VGS(th) | 1 | 3 | V | VGS = VDS, ID = 250µA | 2 | |
| Drain-Source Breakdown Voltage | BVDSS | 30 | V | VGS = 0V, ID = 250µA | 2 | ||
| Gate Body Leakage Current, Forward | IGSSF | 100 | nA | VGS = 20V, VDS = 0V | 2 | ||
| Gate Body Leakage Current, Reverse | IGSSR | -100 | nA | VGS = -20V, VDS = 0V | 2 | ||
| Zero Gate Voltage Drain Current | IDSS | 1 | µA | VDS = 30V, VGS = 0V | 2 | ||
| Static Drain-Source On-Resistance | RDS(on) | 26 | 32 | mΩ | VGS = 10V, ID = 5A | 2 | |
| Static Drain-Source On-Resistance | RDS(on) | 36 | 45 | mΩ | VGS = 4.5V, ID = 4A | 2 | |
| Drain-Source Diode Forward Voltage | VSD | 1.2 | V | VGS = 0V, IS = 2.3A | 2 | ||
| Drain-Source Voltage | VDS | 30 | V | 1 | |||
| Gate-Source Voltage | VGS | -20 | 20 | V | 1 | ||
| Drain Current-Continuous | ID | 5 | A | 1 | |||
| Drain Current-Pulsed | IDM | 20 | A | Repetitive rating: pulse width limited by maximum junction temperature (note a) | 1 | ||
| Maximum Power Dissipation | PD | 1.25 | W | 1 | |||
| Operating and Store Temperature Range | TJ,Tstg | -55 | 150 | °C | 1 | ||
| Thermal Resistance, Junction-to-Ambient | RθJA | 100 | °C/W | Surface mounted on FR4 board, t < 10 sec (note b) | 1 |
CAD (KiCad official)
- Symbol:
CEA3252 - Footprint:
Package_TO_SOT_SMD:SOT-89-3 - 3D model: SOT-89 (KiCad packages3D, STEP)
- 3D model files:
cea3252-etched.step/cea3252-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);cea3252.step/cea3252.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: CET(Chino-Excel Tech) datasheet (4 pp, sha256
c85c079f0af27b59, retrieved 2026-10-29, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).