Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74AHCT367PWR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · TSSOP-16

SN74AHCT367PWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Active-low output enable for channel 1; high places outputs in high-impedance state
2 1A1 input Channel 1 buffer 1 non-inverted input; TTL-compatible voltage levels accepted
3 1Y1 tri_state Channel 1 buffer 1 non-inverted output with 3-state control; high-impedance when 1OE is high
4 1A2 input Channel 1 buffer 2 non-inverted input; TTL-compatible voltage levels accepted
5 1Y2 tri_state Channel 1 buffer 2 non-inverted output with 3-state control; high-impedance when 1OE is high
6 1A3 input Channel 1 buffer 3 non-inverted input; TTL-compatible voltage levels accepted
7 1Y3 tri_state Channel 1 buffer 3 non-inverted output with 3-state control; high-impedance when 1OE is high
8 GND power_in Ground reference potential for logic levels and current return path
9 1Y4 tri_state Channel 1 buffer 4 non-inverted output with 3-state control; high-impedance when 1OE is high
10 1A4 input Channel 1 buffer 4 non-inverted input; TTL-compatible voltage levels accepted
11 2Y1 tri_state Channel 2 buffer 1 non-inverted output with 3-state control; high-impedance when 2OE is high
12 2A1 input Channel 2 buffer 1 non-inverted input; TTL-compatible voltage levels accepted
13 2Y2 tri_state Channel 2 buffer 2 non-inverted output with 3-state control; high-impedance when 2OE is high
14 2A2 input Channel 2 buffer 2 non-inverted input; TTL-compatible voltage levels accepted
15 2OE input Active-low output enable for channel 2; high places outputs in high-impedance state
16 VCC power_in Positive power supply input; 4.5 V to 5.5 V recommended operating range

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: SN74AHCT367PWR
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: sn74ahct367pwr-etched.step / sn74ahct367pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ahct367pwr.step / sn74ahct367pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (26 pp, sha256 b159c5e2bc0885ea, retrieved 2026-10-07, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF