Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

MSP430G2231IPW4RQ1

Texas Instruments · Microcontrollers (MCU/MPU/SOC) · TSSOP-14

MSP430G2231IPW4RQ1 from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DVCC power_in Supply voltage pin for the device digital core and I/O.
2 P1.0/TA0CLK/ACLK/A0 bidirectional General-purpose digital I/O pin that also serves as Timer0_A TACLK clock input, ACLK signal output, and ADC10 analog input A0.
3 P1.1/TA0.0/A1 bidirectional General-purpose digital I/O pin that also serves as Timer0_A CCI0A capture input or Out0 compare output, and ADC10 analog input A1.
4 P1.2/TA0.1/A2 bidirectional General-purpose digital I/O pin that also serves as Timer0_A CCI1A capture input or Out1 compare output, and ADC10 analog input A2.
5 P1.3/ADC10CLK/A3/VREF-/VEREF- bidirectional General-purpose digital I/O pin that also serves as ADC10 conversion clock output, ADC10 analog input A3, and ADC10 negative reference voltage (VREF-/VEREF-).
6 P1.4/SMCLK/A4/VREF+/VEREF+/TCK bidirectional General-purpose digital I/O pin that also serves as SMCLK signal output, ADC10 analog input A4, ADC10 positive reference voltage (VREF+/VEREF+), and JTAG test clock input (TCK) for device programming and test.
7 P1.5/TA0.0/A5/SCLK/TMS bidirectional General-purpose digital I/O pin that also serves as Timer0_A Out0 compare output, ADC10 analog input A5, USI clock input in I2C mode or clock input/output in SPI mode, and JTAG test mode select (TMS) input.
8 P1.6/TA0.1/A6/SDO/SCL/TDI/TCLK bidirectional General-purpose digital I/O pin that also serves as Timer0_A CCI1A capture input or Out1 compare output, ADC10 analog input A6, USI data output in SPI mode, USI I2C clock in I2C mode, and JTAG test data input or test clock during programming and test.
9 P1.7/SDI/SDA/A7/TDO/TDI bidirectional General-purpose digital I/O pin that also serves as ADC10 analog input A7, USI data input in SPI mode, USI I2C data in I2C mode, and JTAG test data output (TDO) or test data input (TDI) during programming and test, selected by JTAG instruction.
10 RST/NMI/SBWTDIO input Reset input, or nonmaskable interrupt input, and Spy-Bi-Wire test data input/output during programming and test.
11 TEST/SBWTCK input Selects test mode for the JTAG pins on Port 1, with the device protection fuse connected to TEST, and serves as Spy-Bi-Wire test clock input during programming and test.
12 XOUT/P2.7 bidirectional Output terminal of the crystal oscillator, or general-purpose digital I/O pin P2.7; if used as an input, excess current flows until P2SEL.7 is cleared.
13 XIN/P2.6/TA0.1 bidirectional Input terminal of the crystal oscillator, general-purpose digital I/O pin P2.6, or Timer0_A Out1 compare output.
14 DVSS power_in Ground reference for the device digital supply.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Embedded Processors & Controllers
Pins 14

CAD (KiCad official)

  • Symbol: MSP430G2231IPW4RQ1
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: msp430g2231ipw4rq1-etched.step / msp430g2231ipw4rq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); msp430g2231ipw4rq1.step / msp430g2231ipw4rq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (52 pp, sha256 7c8156f543898852, retrieved 2026-10-11, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF