Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

MAX4460ESA+

Maxim Integrated · Pre-ordered Chips · SOIC-8

MAX4460ESA+ from Maxim Integrated, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT output Amplifier output, which is rail-to-rail per the datasheet features list.
2 GND power_in Negative supply voltage (ground) for the device; the MAX4460 output is referenced to this pin.
3 IN+ input Positive differential input; high-impedance input optimized for small-signal differential voltages.
4 N.C. unconnected No connection; not internally connected.
5 N.C. unconnected No connection; not internally connected.
6 IN- input Negative differential input; high-impedance input optimized for small-signal differential voltages.
7 VDD power_in Positive supply voltage; the device operates from a single supply of 2.85V to 5.25V.
8 FB input Feedback input; connect FB to the center tap of a resistive divider from OUT to GND to set the gain.

Key specifications

Parameter Value
Manufacturer Maxim Integrated
Package SOIC-8
Category Interface ICs
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage VDD 2.85 5.25 V Guaranteed by PSRR test 2
Supply Current 0.8 1.1 mA VDD = 5V, VDIFF = 0V 2
Supply Current 0.68 0.9 mA VDD = 3V, VDIFF = 0V 2
Input Offset Voltage VOS -425 50 425 µV MAX4460ESA, TA = +25°C 2
Input Common-Mode Range VCM -0.1 V Guaranteed by CMRR test; upper limit printed as VDD - 1.7V 2
Input Common-Mode Rejection Ratio CMRR 90 120 dB VCM = -0.1V to (VDD - 1.7V) 2
Power-Supply Rejection Ratio PSRR 80 100 dB VDD = 2.85V to 5.25V 2
Input Bias Current IB 1 100 pA 2
FB Input Current (MAX4460) 1 100 pA 2
Short-Circuit Current ISC -150 150 mA 2
Output Voltage Swing High (VDD - VOH) VOH 1 2.5 mV RL = 200kΩ 2
Output Voltage Swing High (VDD - VOH) VOH 35 mV RL = 20kΩ 2
Output Voltage Swing Low (VOL) VOL 0 0.2 mV RL = 200kΩ 2
Maximum Capacitive Load CL 100 pF No sustained oscillations 2
Gain Error (G = 10) 0.15 0.35 % G = 10V/V, MAX4460ESA, RL = 20kΩ 3
Nonlinearity 0.05 0.15 % RL = 20kΩ 3
Input Offset Voltage VOS -750 750 µV MAX4460ESA, TA = 0°C to +85°C 3
Input Offset Voltage VOS -950 950 µV MAX4460ESA, TA = -40°C to +85°C 3
Supply Current 1.4 mA VDD = 5V, VDIFF = 0V, TA = TMIN to TMAX 3
Supply Current 1.15 mA VDD = 3V, VDIFF = 0V, TA = TMIN to TMAX 3
Input Common-Mode Range VCM -0.1 V TA = TMIN to TMAX; upper limit printed as VDD - 1.85V 4
Input Common-Mode Rejection Ratio CMRR 80 dB VCM = -0.1V to (VDD - 1.85V), TA = TMIN to TMAX 4
Power-Supply Rejection Ratio PSRR 75 dB VDD = 2.85V to 5.25V, TA = TMIN to TMAX 4
Input Bias Current IB 100 pA TA = TMIN to TMAX 4
FB Input Current (MAX4460) 100 pA TA = TMIN to TMAX 4
Output Voltage Swing High (VDD - VOH) VOH 4 mV RL = 200kΩ, TA = TMIN to TMAX 4
Output Voltage Swing High (VDD - VOH) VOH 8 mV RL = 20kΩ, TA = TMIN to TMAX 4
Output Voltage Swing Low (VOL) VOL 0.25 mV RL = 200kΩ, TA = TMIN to TMAX 4
Gain Error 0.8 % MAX4460ESA, RL = 20kΩ, TA = 0°C to +85°C 4
Gain Error 2 % MAX4460ESA, RL = 20kΩ, TA = -40°C to +85°C 4
Nonlinearity 0.2 % RL = 20kΩ, TA = 0°C to +85°C 4
Nonlinearity 0.25 % RL = 20kΩ, TA = -40°C to +85°C 4
Supply Voltage (VDD to VSS) -0.3 6 V VDD to VSS 2
Output Short-Circuit Duration 1 s To either supply 2
Operating Temperature Range TA -40 85 °C 2
Junction Temperature TJ 150 °C 2
Storage Temperature Range TSTG -65 150 °C 2
Lead Temperature 300 °C Soldering, 10s 2

CAD (KiCad official)

  • Symbol: MAX4460ESA+
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: max4460esa-etched.step / max4460esa-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); max4460esa.step / max4460esa.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Maxim Integrated datasheet (20 pp, sha256 96ce91bc5dce373a, retrieved 2026-10-30, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF