component
TL35072P
Public Made by Adomby adom
Texas Instruments Operational Amplifier, PDIP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTL35072P
Texas Instruments · Operational Amplifier · PDIP-8
TL35072P from Texas Instruments, in a PDIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1OUT | output | Output of amplifier 1; the all-npn output stage is short-circuit protected and the datasheet states the output can be shorted to either supply for an unlimited duration at or below 25°C, provided temperature and supply voltages keep dissipation within the rating. |
| 2 | 1IN− | input | Inverting input of amplifier 1, part of a Darlington input stage with high input resistance (typically 150 MΩ) and 2.5 pF input capacitance. |
| 3 | 1IN+ | input | Noninverting input of amplifier 1; the common-mode input voltage range includes ground (VCC−), with VICR of −15 V to 13.2 V at ±15 V supplies. |
| 4 | VCC−/GND | power_in | Negative supply rail (or ground in single-supply operation); total current out of VCC− is limited to 80 mA, and the supply voltage range is ±2 V to ±22 V. |
| 5 | 2IN+ | input | Noninverting input of amplifier 2; the common-mode input voltage range includes ground (VCC−), with VICR of −15 V to 13.2 V at ±15 V supplies. |
| 6 | 2IN− | input | Inverting input of amplifier 2, part of a Darlington input stage with high input resistance (typically 150 MΩ) and 2.5 pF input capacitance. |
| 7 | 2OUT | output | Output of amplifier 2; the all-npn output stage is short-circuit protected and the datasheet states the output can be shorted to either supply for an unlimited duration at or below 25°C, provided temperature and supply voltages keep dissipation within the rating. |
| 8 | VCC+ | power_in | Positive supply rail; total current into VCC+ is limited to 80 mA, and the supply voltage range is ±2 V to ±22 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | PDIP-8 |
| Category | Operational Amplifier/Comparator |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage, VCC± | VCC± | 2 | 22 | V | 3 | ||
| Common-mode input voltage, VIC | VIC | 0 | 2.7 | V | VCC = 5 V | 3 | |
| Common-mode input voltage, VIC | VIC | -15 | 12.7 | V | VCC± = ±15 V | 3 | |
| Operating free-air temperature, TA (TL3507x) | TA | -55 | 125 | °C | 3 | ||
| Supply voltage, VCC+ | VCC+ | 22 | V | see Note 1 | 3 | ||
| Supply voltage, VCC− | VCC− | -22 | V | 3 | |||
| Differential input voltage, VID | VID | -44 | 44 | V | see Note 2 | 3 | |
| Input current, II (each input) | II | -1 | 1 | mA | each input | 3 | |
| Output current, IO | IO | -80 | 80 | mA | 3 | ||
| Total current into VCC+ | 80 | mA | 3 | ||||
| Total current out of VCC− | 80 | mA | 3 | ||||
| Storage temperature range, Tstg | Tstg | -65 | 150 | °C | 3 | ||
| Lead temperature | 260 | °C | 1.6 mm (1/16 inch) from case for 10 seconds: D, DW, N, or P package | 3 | |||
| Power rating, P package | 1000 | mW | TA ≤ 25°C | 3 | |||
| Power rating, P package | 640 | mW | TA = 70°C | 3 | |||
| Power rating, P package | 360 | mW | TA = 105°C | 3 | |||
| Power rating, P package | 200 | mW | TA = 125°C | 3 | |||
| Derating factor above TA = 25°C, P package | 8 | mW/°C | above TA = 25°C | 3 | |||
| Input offset voltage, VIO | VIO | 1.5 | 5 | mV | VCC = 5 V, TA = 25°C | 4 | |
| Input offset voltage, VIO | VIO | 1 | 5 | mV | VCC = ±15 V, TA = 25°C | 4 | |
| Input offset voltage, VIO | VIO | 7 | mV | VCC = ±15 V, full range | 4 | ||
| Input offset current, IIO | IIO | 7 | 100 | nA | VIC = 0, VO = 0, RS = 50 Ω, VCC = ±15 V, TA = 25°C | 4 | |
| Input offset current, IIO | IIO | 250 | nA | VIC = 0, VO = 0, RS = 50 Ω, VCC = ±15 V, full range | 4 | ||
| Input bias current, IIB | IIB | -0.8 | -2 | µA | VCC = 5 V, TA = 25°C | 4 | |
| Input bias current, IIB | IIB | -2.3 | µA | VCC = 5 V, full range | 4 | ||
| Input bias current, IIB | IIB | -0.7 | -1.5 | µA | VCC = ±15 V, TA = 25°C | 4 | |
| Input bias current, IIB | IIB | -1.8 | µA | VCC = ±15 V, full range | 4 | ||
| Common-mode input voltage range, VICR | VICR | -15 | 13.2 | V | RS = 50 Ω, TA = 25°C | 4 | |
| Common-mode input voltage range, VICR | VICR | -15 | 12.8 | V | RS = 50 Ω, full range | 4 | |
| High-level output voltage, VOH | VOH | 3.7 | 4 | V | VCC+ = 5 V, VCC− = 0, RL = 2 kΩ, TA = 25°C | 4 | |
| High-level output voltage, VOH | VOH | 13.6 | 14 | V | RL = 10 kΩ, TA = 25°C | 4 | |
| High-level output voltage, VOH | VOH | 13.4 | V | RL = 2 kΩ, full range | 4 | ||
| Low-level output voltage, VOL | VOL | 0.1 | 0.3 | V | VCC+ = 5 V, VCC− = 0, RL = 2 kΩ, TA = 25°C | 4 | |
| Low-level output voltage, VOL | VOL | -14.7 | -14.3 | V | RL = 10 kΩ, TA = 25°C | 4 | |
| Low-level output voltage, VOL | VOL | -13.5 | V | RL = 2 kΩ, full range | 4 | ||
| Large-signal differential voltage amplification, AVD | AVD | 25 | 100 | V/mV | VO = ±10 V, RL = 2 kΩ, TA = 25°C | 4 | |
| Large-signal differential voltage amplification, AVD | AVD | 20 | V/mV | VO = ±10 V, RL = 2 kΩ, full range | 4 | ||
| Short-circuit output current, IOS (source) | IOS | -10 | -30 | mA | Source: VID = 1 V, VO = 0, TA = 25°C | 4 | |
| Short-circuit output current, IOS (sink) | IOS | 20 | 30 | mA | Sink: VID = −1 V, VO = 0, TA = 25°C | 4 | |
| Common-mode rejection ratio, CMRR | CMRR | 70 | 97 | dB | VIC = VICRmin, TA = 25°C | 4 | |
| Supply-voltage rejection ratio, kSVR | kSVR | 70 | 97 | dB | VCC± = ±13.5 V, TA = 25°C | 4 | |
| Supply current, ICC | ICC | 3.5 | 4.5 | mA | VO = 0, No Load, TA = 25°C | 4 | |
| Supply current, ICC | ICC | 4.7 | mA | VO = 0, No Load, full range | 4 | ||
| Supply current, ICC (per channel) | ICC | 3.4 | 4.4 | mA | VCC+ = 5 V, VCC− = 0, VO = 0, No Load, TA = 25°C | 4 | |
| Supply current, ICC (per channel) | ICC | 4.6 | mA | VCC+ = 5 V, VCC− = 0, VO = 0, No Load, full range | 4 | ||
| Positive slew rate, SR+ | SR+ | 8 | 10 | V/µs | VI = −10 V to 10 V, AV = 1, VCC± = ±15 V, TA = 25°C | 5 | |
| Negative slew rate, SR− | SR− | 13 | V/µs | VI = −10 V to 10 V, RL = 2 kΩ, AV = −1, VCC± = ±15 V, TA = 25°C | 5 | ||
| Gain-bandwidth product, GBW | GBW | 3.5 | 4.5 | MHz | f = 100 kHz, VCC± = ±15 V, TA = 25°C | 5 |
CAD (KiCad official)
- Symbol:
TL35072P - Footprint:
Package_DIP:DIP-8_W7.62mm - 3D model: PDIP-8 (KiCad packages3D, STEP)
- 3D model files:
tl35072p-etched.step/tl35072p-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tl35072p.step/tl35072p.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (8 pp, sha256
df0433d36c0e2b18, retrieved 2026-10-31, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).