component
TLC7701IDR
Public Made by Adomby adom
Texas Instruments Supervisor And Reset ICs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTLC7701IDR
Texas Instruments · Supervisor And Reset ICs · SOIC-8
TLC7701IDR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CONTROL | input | Control input driven by the memory bank select signal for static RAM power-down control; when tied to GND, RESET acts as active high, with input high level at least 0.7×VDD and low level at most 0.2×VDD. |
| 2 | RESIN | input | Reset input (active low, shown with overbar) that forces the reset outputs active per the function table, with input high level at least 0.7×VDD and low level at most 0.2×VDD. |
| 3 | CT | passive | Connection for the external delay capacitor that sets the delay time td = 2.1 × 10^4 × CT (CT in farads, td in seconds). |
| 4 | GND | power_in | Ground reference; all voltage values are with respect to GND. |
| 5 | RESET | output | Active-low totem-pole reset output (overbar on RESET in the pinout), active when SENSE is below the threshold and until the delay time td has expired after SENSE returns above threshold. |
| 6 | RESET | output | Active-high totem-pole reset output, defined from VDD ≥ 1 V, active when SENSE is below the threshold and until the delay time td has expired after SENSE returns above threshold. |
| 7 | SENSE | input | Voltage sense input compared to the negative-going threshold VIT-; on the TLC7701 the threshold is 1.1 V and can be customized with two external resistors; input range -0.3 to 7 V. |
| 8 | VDD | power_in | Supply voltage, 2 V to 6 V recommended (7 V absolute max), with a 0.1 µF ceramic bypass capacitor connected near the supply terminals. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
TLC7701IDR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
tlc7701idr-etched.step/tlc7701idr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tlc7701idr.step/tlc7701idr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (38 pp, sha256
3147b2830d2531af, retrieved 2026-10-08, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).