component
ETA1467S2G
Public Made by Adomby adom
etasolution DC-DC Converters, SOT23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownETA1467S2G
etasolution · DC-DC Converters · SOT23-6
ETA1467S2G from etasolution, in a SOT23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground pin for the regulator. |
| 2 | SW | output | Inductor connection: connect an inductor between SW and the regulator output; SW absolute maximum is -0.3V (-5V for <10ns) to 19V (23V for <10ns). |
| 3 | IN | power_in | Supply voltage input, bypass with a 10μF ceramic capacitor to GND; input range is 4.5V to 18V and the input OVP threshold is 19V rising. |
| 4 | FB | input | Feedback input: connect an external resistor divider from the output to FB and GND to set VOUT, with a 0.8V typical FB voltage and an absolute maximum of -0.3V to 6V. |
| 5 | EN | input | Enable pin: drive high to enable the part, low or floating to disable it; absolute maximum is -0.3V to 19V and the rising threshold is 1.0V to 1.4V. |
| 6 | BST | passive | Bootstrap pin: connect a 10nF capacitor from this pin to SW; BST absolute maximum is SW+6V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | etasolution |
| Package | SOT23-6 |
| Category | Power Management (PMIC) |
| Pins | 6 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Voltage Range | 4.5 | 18 | V | 2 | |||
| Output Voltage Range | 0.8 | 5.5 | V | 2 | |||
| FB Voltage | 0.784 | 0.8 | 0.816 | V | 2 | ||
| EN Rising Threshold | 1 | 1.2 | 1.4 | V | Rising | 2 | |
| EN Falling Threshold | 0.9 | 1.1 | 1.3 | V | Falling | 2 | |
| IN, EN Voltage | -0.3 | 19 | V | 2 | |||
| SW Voltage | -0.3 | 19 | V | -5V for <10nS minimum; 23V for <10nS maximum | 2 | ||
| BST Voltage | -0.3 | V | Maximum printed as SW+6V (relative to SW, no fixed value) | 2 | |||
| FB Voltage | -0.3 | 6 | V | 2 | |||
| Junction Temperature | 150 | C | 2 | ||||
| Storage Temperature Range | -55 | 150 | C | 2 | |||
| ESD HBM (Human Body Model) | 2 | KV | HBM | 2 | |||
| Ambient Temperature Range | -40 | 85 | C | 2 | |||
| Junction Temperature Range | -40 | 125 | C | 2 | |||
| Thermal Resistance Junction-to-Case | JC | 90 | C/W | SOT23-6 | 2 |
CAD (KiCad official)
- Symbol:
ETA1467S2G - Footprint:
Package_TO_SOT_SMD:SOT-23-6 - 3D model: SOT23-6 (KiCad packages3D, STEP)
- 3D model files:
eta1467s2g-etched.step/eta1467s2g-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);eta1467s2g.step/eta1467s2g.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: etasolution datasheet (9 pp, sha256
f952c33c2da9df27, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).