Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

STPIC6C595TTR

STMicroelectronics · Shifting Register · TSSOP-16

STPIC6C595TTR from STMicroelectronics, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Logic supply voltage. Recommended 4.5 V to 5.5 V (absolute max 7 V).
2 SER IN input Serial data input to the 8-bit shift register. Data is clocked into the register on the rising edge of SRCK.
3 DRAIN0 output Open-drain low-side DMOS output bit 0. Rated 33 V, 100 mA continuous / 250 mA peak, RDS(on) ~4 Ω typ.
4 DRAIN1 output Open-drain low-side DMOS output bit 1. Rated 33 V, 100 mA continuous / 250 mA peak.
5 DRAIN2 output Open-drain low-side DMOS output bit 2. Rated 33 V, 100 mA continuous / 250 mA peak.
6 DRAIN3 output Open-drain low-side DMOS output bit 3. Rated 33 V, 100 mA continuous / 250 mA peak.
7 /CLR input Active-low shift register clear. When /CLR is low, the input shift register is cleared. Must be held high for normal shifting.
8 /G input Active-low output enable. When /G is high, all DMOS drain outputs are held off. When /G is low, storage register data is transparent to the output buffer.
9 SER OUT output Serial data output from the last stage of the shift register. Used to cascade multiple STPIC6C595 devices. CMOS-level output (VOH ≥ 4.4 V @ IOH = -20 µA).
10 RCK input Storage (latch) register clock. Rising edge transfers shift register contents to the 8-bit D-type storage (output) register.
11 DRAIN4 output Open-drain low-side DMOS output bit 4. Rated 33 V, 100 mA continuous / 250 mA peak.
12 DRAIN5 output Open-drain low-side DMOS output bit 5. Rated 33 V, 100 mA continuous / 250 mA peak.
13 DRAIN6 output Open-drain low-side DMOS output bit 6. Rated 33 V, 100 mA continuous / 250 mA peak.
14 DRAIN7 output Open-drain low-side DMOS output bit 7. Rated 33 V, 100 mA continuous / 250 mA peak.
15 SRCK input Shift register clock. Serial data on SER IN is shifted into the register on the rising edge of SRCK.
16 GND power_in Ground reference for logic and DMOS sources. Each power DMOS source is internally connected to GND.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package TSSOP-16
Category Logic
Pins 16

Ordering variants

Same part, different packaging or reel option.

  • STPIC6C595TTR
  • STPIC6C595TTRMTR

CAD (KiCad official)

  • Symbol: STPIC6C595TTR
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
stpic6c595ttr.step 205 KB You want the bare part, or you mark your own boards.
stpic6c595ttr-etched.step 3.0 MB You want the part with STPIC6C595TTR already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 732 faces against 255 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (22 pp, sha256 eeea45d02275800c, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF