Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TLA2528IRTER

Texas Instruments · Analog To Digital Converters (ADCs) · WQFN-16-EP(3x3)

TLA2528IRTER from Texas Instruments, in a WQFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 AIN2/GPIO2 bidirectional Channel 2; configurable as either an analog input (default) or a GPIO.
2 AIN3/GPIO3 bidirectional Channel 3; configurable as either an analog input (default) or a GPIO.
3 AIN4/GPIO4 bidirectional Channel 4; configurable as either an analog input (default) or a GPIO.
4 AIN5/GPIO5 bidirectional Channel 5; configurable as either an analog input (default) or a GPIO.
5 AIN6/GPIO6 bidirectional Channel 6; configurable as either an analog input (default) or a GPIO.
6 AIN7/GPIO7 bidirectional Channel 7; configurable as either an analog input (default) or a GPIO.
7 AVDD power_in Analog supply input (2.35V to 5.5V), also used as the ADC reference voltage; connect a 1-µF decoupling capacitor to GND.
8 DECAP passive Connect a decoupling capacitor to this pin for the internal power supply.
9 GND power_in Ground for the power supply; all analog and digital signals are referred to this pin voltage.
10 DVDD power_in Digital I/O supply voltage (1.65V to 5.5V); connect a 1-µF decoupling capacitor to GND.
11 ADDR input Analog input for selecting the I2C address; connect a resistor from the DECAP pin or GND to select one of eight addresses (absolute max GND-0.3V to 2.1V).
12 NC unconnected No connection; this pin must be left floating with no external connection.
13 SCL input Serial clock for the I2C interface.
14 SDA bidirectional Serial data input or output for the I2C interface.
15 AIN0/GPIO0 bidirectional Channel 0; configurable as either an analog input (default) or a general-purpose input/output (GPIO).
16 AIN1/GPIO1 bidirectional Channel 1; configurable as either an analog input (default) or a GPIO.
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WQFN-16-EP(3x3)
Category ADC/DAC/Data Conversion
Pins 17

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
DVDD to GND DVDD -0.3 5.5 V 4
AVDD to GND AVDD -0.3 5.5 V 4
ADDR voltage ADDR 2.1 V min is GND - 0.3 4
Digital inputs 5.5 V min is GND - 0.3 4
Current through any pin except supply pins -10 10 mA 4
Junction temperature TJ -40 125 °C 4
Storage temperature Tstg -60 150 °C 4
Analog supply voltage AVDD 2.35 3.3 5.5 V 4
Digital supply voltage DVDD 1.65 3.3 5.5 V 4
Absolute input voltage VIN -0.1 V AINX - GND; max is AVDD + 0.1 4
Ambient temperature TA -40 25 85 °C 4
Junction-to-ambient thermal resistance RθJA 49.7 °C/W RTE (WQFN) 16 pins 4
Junction-to-case (top) thermal resistance RθJC(top) 53.4 °C/W RTE (WQFN) 16 pins 4
Junction-to-board thermal resistance RθJB 24.7 °C/W RTE (WQFN) 16 pins 4
Junction-to-case (bottom) thermal resistance RθJC(bot) 9.3 °C/W RTE (WQFN) 16 pins 4
Decoupling capacitor on DECAP pin 0.22 1 µF 5
I2C input high logic level VIH 5.5 V All I2C modes; min is 0.7 x DVDD 5
I2C input low logic level VIL -0.3 V All I2C modes; max is 0.3 x DVDD 5
I2C output low logic level VOL 0 0.4 V Sink current = 2 mA, DVDD > 2 V 5
I2C low-level output current (sink) IOL 3 mA VOL = 0.4 V, standard and fast mode 5
I2C low-level output current (sink) IOL 6 mA VOL = 0.6 V, fast mode 5
I2C low-level output current (sink) IOL 20 mA VOL = 0.4 V, fast mode plus 5
GPIO input low logic level VIL -0.3 V max is 0.3 x AVDD 5
SCL clock frequency fSCL 1 MHz Fast mode 6
SCL clock frequency fSCL 3.4 MHz High speed mode 6
START condition setup time for repeated start tSUSTA 260 ns Fast mode 6
START condition setup time for repeated start tSUSTA 160 ns High speed mode 6
Start condition hold time tHDSTA 260 ns Fast mode 6
Start condition hold time tHDSTA 160 ns High speed mode 6
Clock low period tLOW 500 ns Fast mode 6
Clock low period tLOW 160 ns High speed mode 6
Clock high period tHIGH 260 ns Fast mode 6
Clock high period tHIGH 60 ns High speed mode 6
Data in setup time tSUDAT 50 ns Fast mode 6
Data in setup time tSUDAT 10 ns High speed mode 6
SCL rise time tR 120 ns Fast mode 6
SCL rise time tR 80 ns High speed mode 6
SCL fall time tF 120 ns Fast mode 6
SCL fall time tF 80 ns High speed mode 6
Bus free time before new transmission tBUF 500 ns Fast mode 6
Bus free time before new transmission tBUF 300 ns High speed mode 6
Sampling capacitance CSH 12 pF 5
Resolution 12 bits No missing codes 5
Differential nonlinearity DNL 0.3 LSB printed as ±0.3 5
Integral nonlinearity INL 0.5 LSB printed as ±0.5 5
Input offset error V(OS) 0.5 LSB Post offset calibration; printed as ±0.5 5
Input offset thermal drift 5 ppm/°C Post offset calibration; printed as ±5 5
Gain error GE 0.05 %FSR printed as ±0.05 5
Gain error thermal drift 5 ppm/°C printed as ±5 5
Signal-to-noise + distortion ratio SINAD 71.5 dB AVDD = 5 V, fIN = 2 kHz 5
Signal-to-noise + distortion ratio SINAD 70.5 dB AVDD = 3 V, fIN = 2 kHz 5
Analog supply current IAVDD 260 µA I2C high-speed mode, AVDD = 5 V 5
Analog supply current IAVDD 83 µA I2C fast mode plus, AVDD = 5 V 5
Analog supply current IAVDD 35 µA I2C fast mode, AVDD = 5 V 5
Analog supply current IAVDD 10 µA I2C standard mode, AVDD = 5 V 5
Analog supply current IAVDD 5 µA No conversion, AVDD = 5 V 5

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts copper pins and connect CREF to the device pins with thick copper tracks. 29

CAD (KiCad official)

  • Symbol: TLA2528IRTER
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: WQFN-16-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: tla2528irter-etched.step / tla2528irter-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tla2528irter.step / tla2528irter.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (39 pp, sha256 ef0c9325d480f048, retrieved 2026-10-22, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF