SSP9461
Public Unreviewedby Ray
Shanghai Siproin Microelectronics DC-DC Converters, SOP-8-EP. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownSSP9461
Shanghai Siproin Microelectronics · DC-DC Converters · SOP-8-EP
SSP9461 from Shanghai Siproin Microelectronics, in a SOP-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VIN | power_in | Input supply pin (4.5V to 60V, absolute max 62V). Powers all internal control circuits and the high-side MOSFET. Requires a decoupling capacitor to ground placed close to the pin to reduce switching spikes. |
| 2 | NC | unconnected | No connection. Leave floating or tie to ground per PCB layout preference. |
| 3 | EN | input | Enable input. Pull below the enable-off threshold (Venf ≈ 1.0V) to disable the converter; pull above the enable-on threshold (Venr ≈ 1.35V) to enable. Connect a 100kΩ resistor to VIN for automatic turn-on. EN input current is ~3.1μA at 2V and ~0.1μA at 0V. |
| 4 | FB | input | Feedback input to the internal error amplifier (reference 0.812V typ). Set the output voltage via a resistor divider from VOUT to FB. When FB drops below ~250mV (short-circuit), the reentry circuit reduces the switching frequency (~150kHz) for reliable current-limit protection. |
| 5 | NC | unconnected | No connection. Leave floating or tie to ground per PCB layout preference. |
| 6 | GND | power_in | Ground return for the IC. Should be connected as close as possible to the output capacitor return and avoid high-current switching paths. The ESOP-8 exposed thermal pad should be tied to this ground for improved heat dissipation. |
| 7 | BST | power_out | Bootstrap capacitor pin. Provides the floating positive supply for the internal high-side MOSFET gate driver. Connect a bypass capacitor (typ 100nF) between BST and SW. Absolute max BST-to-SW voltage is 6.0V. |
| 8 | SW | output | Switch node, drain of the internal high-side power MOSFET (1Ω RDS(on)). Connects to the external inductor and to a low-VF Schottky freewheeling diode to ground. Absolute max range −0.3V to VIN(MAX)+0.3V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Shanghai Siproin Microelectronics |
| Package | SOP-8-EP |
| Category | PMIC |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
SSP9461
CAD (KiCad official)
- Symbol:
SSP9461 - Footprint:
Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.41x3.3mm - 3D model: SOP-8-EP (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
ssp9461.step |
193 KB | You want the bare part, or you mark your own boards. |
ssp9461-etched.step |
1.6 MB | You want the part with SSP9461 already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 382 faces against 63 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Shanghai Siproin Microelectronics datasheet (8 pp, sha256
555ed7ce759feb01, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).