component

SN74ALS20AN

Public Made by Adom

by adom

Texas Instruments Gates, PDIP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic icssn74als20anfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SN74ALS20AN

Texas Instruments · Gates · PDIP-14

SN74ALS20AN from Texas Instruments, in a PDIP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Gate 1 input A; high-level input voltage min 2 V, low-level max 0.8 V.
2 1B input Gate 1 input B; high-level input voltage min 2 V, low-level max 0.8 V.
3 NC unconnected No internal connection.
4 1C input Gate 1 input C; high-level input voltage min 2 V, low-level max 0.8 V.
5 1D input Gate 1 input D; high-level input voltage min 2 V, low-level max 0.8 V.
6 1Y output Gate 1 output, Y = NAND of 1A, 1B, 1C, 1D; IOH -0.4 mA and IOL 8 mA max for SN74ALS20A.
7 GND power_in Ground.
8 2Y output Gate 2 output, Y = NAND of 2A, 2B, 2C, 2D; IOH -0.4 mA and IOL 8 mA max for SN74ALS20A.
9 2A input Gate 2 input A; high-level input voltage min 2 V, low-level max 0.8 V.
10 2B input Gate 2 input B; high-level input voltage min 2 V, low-level max 0.8 V.
11 NC unconnected No internal connection.
12 2C input Gate 2 input C; high-level input voltage min 2 V, low-level max 0.8 V.
13 2D input Gate 2 input D; high-level input voltage min 2 V, low-level max 0.8 V.
14 VCC power_in Supply voltage, 4.5 V to 5.5 V recommended (7 V absolute maximum).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package PDIP-14
Category Logic ICs
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC 4.5 5 5.5 V SN74ALS20A 2
High-level input voltage VIH 2 V SN74ALS20A 2
Low-level input voltage VIL 0.8 V SN74ALS20A 2
High-level output current IOH -0.4 mA SN74ALS20A 2
Low-level output current IOL 8 mA SN74ALS20A 2
Operating free-air temperature TA 0 70 °C SN74ALS20A 2
Input clamp voltage VIK -1.5 V VCC = 4.5 V, II = −18 mA 2
High-level output voltage (min relative to VCC) VOH -2 V VCC = 4.5 V to 5.5 V, IOH = −0.4 mA; printed as VCC −2 2
Low-level output voltage VOL 0.25 0.4 V VCC = 4.5 V, IOL = 4 mA 2
Low-level output voltage VOL 0.35 0.5 V VCC = 4.5 V, IOL = 8 mA 2
Input current at max input voltage II 0.1 mA VCC = 5.5 V, VI = 7 V 2
High-level input current IIH 20 µA VCC = 5.5 V, VI = 2.7 V 2
Low-level input current IIL -0.1 mA VCC = 5.5 V, VI = 0.4 V 2
Output current IO -30 -112 mA VCC = 5.5 V, VO = 2.25 V 2
Supply current, outputs high ICCH 0.22 0.4 mA VCC = 5.5 V, VI = 0 2
Supply current, outputs low ICCL 0.81 1.5 mA VCC = 5.5 V, VI = 4.5 V 2
Propagation delay, low-to-high tPLH 3 11 ns A, B, C, or D to Y; VCC = 4.5 V to 5.5 V, CL = 50 pF, RL = 500 Ω, TA = MIN to MAX 3
Propagation delay, high-to-low tPHL 3 10 ns A, B, C, or D to Y; VCC = 4.5 V to 5.5 V, CL = 50 pF, RL = 500 Ω, TA = MIN to MAX 3
Supply voltage VCC 7 V 2
Input voltage VI 7 V 2
Operating free-air temperature range TA 0 70 °C SN74ALS20A 2
Storage temperature range Tstg -65 150 °C 2

CAD (KiCad official)

  • Symbol: SN74ALS20AN
  • Footprint: Package_DIP:DIP-14_W7.62mm
  • 3D model: PDIP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74als20an-etched.step / sn74als20an-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74als20an.step / sn74als20an.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (19 pp, sha256 6d61dbc154eea30b, retrieved 2026-10-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF