Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

DS90LV032ATMX

Texas Instruments · LVDS ICs · SOIC-16

DS90LV032ATMX from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RIN1- input Inverting receiver input of differential pair 1; minimum detectable signal 100 mV over common-mode range 0.1 V to 2.3 V.
2 RIN1+ input Noninverting receiver input of differential pair 1; forms LVDS differential pair with RIN1-.
3 ROUT1 output Receiver output for channel 1; 3-V CMOS output with VOH ≥ 2.7 V and VOL ≤ 0.25 V; maximum propagation delay 3.3 ns.
4 EN input Active high enable pin OR-ed with EN*; enables receiver outputs when high; outputs tri-stated when low.
5 ROUT2 output Receiver output for channel 2; translates LVDS differential signals to 3-V CMOS logic levels.
6 RIN2+ input Noninverting receiver input of differential pair 2; part of second quad LVDS receiver channel.
7 RIN2- input Inverting receiver input of differential pair 2; fail-safe output to high state for open, shorted, or terminated inputs.
8 GND power_in Ground reference pin; connects to system ground plane and reference for all analog and digital circuits.
9 RIN3- input Inverting receiver input of differential pair 3; accepts 350 mV typical small-swing differential input signals.
10 RIN3+ input Noninverting receiver input of differential pair 3; compatible with ANSI/TIA/EIA-644 LVDS standard.
11 ROUT3 output Receiver output for channel 3; operates at data rates exceeding 400 Mbps (200 MHz); supports TRI-STATE output control.
12 EN* input Active low enable pin OR-ed with EN; enables outputs when low; provides complementary output enable control.
13 ROUT4 output Receiver output for channel 4; 0.1-ns channel-to-channel skew typical; TRI-STATE multiplexing capable.
14 RIN4+ input Noninverting receiver input of differential pair 4; low input current ≤10 µA typical.
15 RIN4- input Inverting receiver input of differential pair 4; open input fail-safe biased to HIGH output state.
16 VCC power_in Power supply pin; 3.3 V ± 0.3 V nominal (3 V to 3.6 V recommended operating range); static power 40 mW typical.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Interface
Pins 16

CAD (KiCad official)

  • Symbol: DS90LV032ATMX
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: ds90lv032atmx-etched.step / ds90lv032atmx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ds90lv032atmx.step / ds90lv032atmx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (26 pp, sha256 8a320656c5066360, retrieved 2026-09-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF