Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN75477P

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · PDIP-8

SN75477P from Texas Instruments, in a PDIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S input Strobe input shared by both NAND drivers; the SN75477 output is Y = NOT(A AND S) per the function table, with VIH minimum 2 V and VIL maximum 0.8 V.
2 1A input Logic input of driver 1 with diode-clamped, TTL- or MOS-compatible pnp input; input current IIL is -80 to -110 µA at VI = 0.8 V, and the input clamp voltage is -1.5 V maximum at II = -12 mA.
3 1Y output High-voltage open-drain-style output of driver 1, characterized for use to 300 mA with output breakdown voltage of 70 V minimum (100 V typical) and continuous output current rated to 400 mA absolute maximum.
4 GND power_in Network ground reference; all datasheet voltage values are referenced to this pin.
5 CLAMP passive Common output clamp diode connection providing inductive transient suppression for both outputs, rated 300 mA and 70 V, with clamp current IOK limited to 400 mA absolute maximum.
6 2Y output High-voltage output of driver 2, characterized for use to 300 mA with output breakdown voltage of 70 V minimum (100 V typical) and continuous output current rated to 400 mA absolute maximum.
7 2A input Logic input of driver 2 with diode-clamped, TTL- or MOS-compatible pnp input; input current IIL is -80 to -110 µA at VI = 0.8 V, and the input clamp voltage is -1.5 V maximum at II = -12 mA.
8 VCC power_in Supply voltage with recommended range 4.5 V to 5.5 V (5 V nominal) and absolute maximum rating of 7 V with respect to network GND.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package PDIP-8
Category Logic
Pins 8

CAD (KiCad official)

  • Symbol: SN75477P
  • Footprint: Package_DIP:DIP-8_W7.62mm
  • 3D model: PDIP-8 (KiCad packages3D, STEP)
  • 3D model files: sn75477p-etched.step / sn75477p-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn75477p.step / sn75477p.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (16 pp, sha256 f05d863804c7d840, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF