Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

05N30G-AE3-R

UTC(Unisonic Tech) · MOSFETs · SOT-23

05N30G-AE3-R from UTC(Unisonic Tech), in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 G input Gate; controls the channel, with an absolute maximum gate-source voltage of ±30 V and RDS(ON) ≤ 5.0 Ω at VGS=10V, ID=0.25A.
2 S passive Source; main current return terminal, with maximum continuous body-diode current of 0.5 A.
3 D passive Drain; rated for a drain-source voltage of 300 V and continuous drain current of 0.5 A.

Key specifications

Parameter Value
Manufacturer UTC(Unisonic Tech)
Package SOT-23
Category Transistors/Thyristors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDSS 300 V TC=25°C 2
Gate-Source Voltage VGSS -30 30 V TC=25°C 2
Continuous Drain Current ID 0.5 A TC=25°C 2
Pulsed Drain Current IDM 2 A Pulse width limited by maximum junction temperature 2
Power Dissipation SOT-23 PD 0.6 W TC=25°C 2
Junction Temperature TJ 150 °C 2
Storage Temperature TSTG -55 150 °C 2
Junction to Ambient SOT-23 θJA 325 °C/W FR-4 PCB, 2oz copper, 1 inch square copper plate 2
Junction to Case SOT-23 θJC 208 °C/W FR-4 PCB, 2oz copper, 1 inch square copper plate 2
Drain-Source Breakdown Voltage BVDSS 300 V ID=250µA, VDS=0V 2
Drain-Source Leakage Current IDSS 10 µA VDS=300V 2
Gate-Source Leakage Current Forward IGSS 100 nA VGS=+30V, VDS=0V 2
Gate-Source Leakage Current Reverse IGSS -100 nA VGS=-30V, VDS=0V 2
Gate Threshold Voltage VGS(TH) 1 3 V ID=250µA 2
Static Drain-Source On-State Resistance RDS(ON) 5 Ω VGS=10V, ID=0.25A 2
Maximum Body-Diode Continuous Current IS 0.5 A 2
Maximum Body-Diode Pulsed Current ISM 2 A 2
Drain-Source Diode Forward Voltage VSD 1.4 V IS=0.5A, VGS=0V 2
Input Capacitance CISS 100 pF VGS=0V, VDS=25V, f=1MHz 2
Output Capacitance COSS 20 pF VGS=0V, VDS=25V, f=1MHz 2
Reverse Transfer Capacitance CRSS 3.2 pF VGS=0V, VDS=25V, f=1MHz 2
Total Gate Charge QG 8.5 nC VDS=240V, VGS=10V, ID=0.5A, IG=1mA 2
Gate to Source Charge QGS 2.2 nC VDS=240V, VGS=10V, ID=0.5A, IG=1mA 2
Gate to Drain Charge QGD 1.2 nC VDS=240V, VGS=10V, ID=0.5A, IG=1mA 2
Turn-ON Delay Time tD(ON) 4 ns VDS=150V, VGS=10V, ID=0.5A, RG=25Ω 2
Rise Time tR 17 ns VDS=150V, VGS=10V, ID=0.5A, RG=25Ω 2
Turn-OFF Delay Time tD(OFF) 9 ns VDS=150V, VGS=10V, ID=0.5A, RG=25Ω 2
Fall-Time tF 20 ns VDS=150V, VGS=10V, ID=0.5A, RG=25Ω 2
Reverse Recovery Time trr 65 ns IS=0.5A, VGS=0V, di/dt=100A/μs 2
Reverse Recovery Charge Qrr 75 μC IS=0.5A, VGS=0V, di/dt=100A/μs 2

CAD (KiCad official)

  • Symbol: 05N30G-AE3-R
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23 (KiCad packages3D, STEP)
  • 3D model files: 05n30g-ae3-r-etched.step / 05n30g-ae3-r-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 05n30g-ae3-r.step / 05n30g-ae3-r.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: UTC(Unisonic Tech) datasheet (5 pp, sha256 c2d40c7826504e75, retrieved 2026-10-22, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF