Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

dsPIC33EP128GS806-E

Microchip Tech · Digital Signal Processors / Controllers (DSPs/DSCs) · TQFP-64(10x10)

dsPIC33EP128GS806-E from Microchip Tech, in a TQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PWM4L/RP67/RD3 output PWM4 low output (fixed on 806 devices), also remappable via RP67 and PORTD bit 3.
2 PWM1H/RP20/RA4 output PWM1 high output, also remappable via RP20 and PORTA bit 4.
3 PWM1L/RP19/RA3 output PWM1 low output, also remappable via RP19 and PORTA bit 3.
4 FLT12/RP48/RC0 input PWM Fault Input 12, also remappable via RP48 and PORTC bit 0.
5 FLT11/RP61/RC13 input PWM Fault Input 11, also remappable via RP61 and PORTC bit 13.
6 CLC4OUT/FLT10/RP74/RD10 output CLC4 output, also PWM Fault Input 10 and remappable via RP74 and PORTD bit 10.
7 MCLR input Master Clear (Reset) input; active-low Reset to the device.
8 T5CK/FLT9/RP76/RD12 input Timer5 external clock input, also PWM Fault Input 9 and remappable via RP76.
9 VSS power_in Ground reference for logic and I/O pins; must be connected at all times.
10 VDD power_in Positive supply for peripheral logic and I/O pins.
11 AVDD power_in Positive supply for analog modules; must be connected at all times.
12 AN14/PGA2N3/RP60/RC12 passive Analog input channel AN14, also PGA2 negative input 3.
13 AN0/CMP1A/PGA1P1/RP16/RA0 passive Analog input channel AN0, also Comparator 1A input and PGA1 positive input 1.
14 AN1/CMP1B/PGA1P2/PGA2P1/RP17/RA1 passive Analog input channel AN1, also Comparator 1B input and PGA positive inputs.
15 AN2/CMP1C/CMP2A/PGA1P3/PGA2P2/RP18/RA2 passive Analog input channel AN2, also Comparator 1C and 2A inputs and PGA positive inputs.
16 AN3/CMP1D/CMP2B/PGA2P3/RP32/RB0 passive Analog input channel AN3, also Comparator 1D and 2B inputs and PGA2 positive input 3.
17 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 passive Analog input channel AN4, also Comparator 2C and 3A inputs and constant-current source 4.
18 AVDD power_in Positive supply for analog modules; must be connected at all times.
19 AVDD power_in Positive supply for analog modules; must be connected at all times.
20 AVSS power_in Ground reference for analog modules; must be connected at all times.
21 AN15/RP71/RD7 passive Analog input channel AN15, also remappable via RP71 and PORTD bit 7.
22 DACOUT2/AN13/RD13 output DAC Output Voltage 2, also analog input AN13 and PORTD bit 13.
23 AN11/PGA1N3/RP57/RC9 passive Analog input channel AN11, also PGA1 negative input 3 and remappable via RP57.
24 EXTREF2/AN10/PGA1P4/RP58/RC10 passive External Voltage Reference Input 2 for the reference DACs, also analog input AN10.
25 VSS power_in Ground reference for logic and I/O pins; must be connected at all times.
26 VDD power_in Positive supply for peripheral logic and I/O pins.
27 AN8/CMP4C/PGA2P4/RP49/RC1 passive Analog input channel AN8, also Comparator 4C input and PGA2 positive input 4.
28 OSCI/CLKI/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1 input Oscillator crystal input or external clock source input (CLKI), also analog input AN6.
29 OSC2/CLKO/AN7/CMP3D/CMP4B/PGA1N2/RP34/RB2 bidirectional Oscillator crystal output, optionally CLKO in RC and EC modes; also analog input AN7.
30 AN16/RP66/RD2 passive Analog input channel AN16, also remappable via RP66 and PORTD bit 2.
31 ASDA2/RP63/RC15 bidirectional Alternate I2C2 serial data, also remappable via RP63 and PORTC bit 15.
32 PGED2/DACOUT1/AN18/ASCL2/INT0/RP35/RB3 bidirectional ICSP/debug data pin for channel 2, also DAC output 1 and external interrupt INT0.
33 PGEC2/ADTRG31/RP36/RB4 input ICSP/debug clock pin for channel 2, also external ADC trigger source ADTRG31.
34 RP62/RC14 bidirectional Remappable peripheral pin RP62 and PORTC bit 14.
35 EXTREF1/AN9/CMP4D/RP50/RC2 passive External Voltage Reference Input 1 for the reference DACs, also analog input AN9.
36 ASDA1/RP55/RC7 bidirectional Alternate I2C1 serial data, also remappable via RP55 and PORTC bit 7.
37 ASCL1/RP56/RC8 bidirectional Alternate I2C1 serial clock, also remappable via RP56 and PORTC bit 8.
38 VDD power_in Positive supply for peripheral logic and I/O pins.
39 CLC3OUT/RD14 output CLC3 output, also PORTD bit 14.
40 SCK3/RP73/RD9 bidirectional Synchronous serial clock input/output for SPI3, also remappable via RP73 and PORTD bit 9.
41 VSS power_in Ground reference for logic and I/O pins; must be connected at all times.
42 AN5/CMP2D/CMP3B/ISRC3/RP72/RD8 passive Analog input channel AN5, also Comparator 2D and 3B inputs and constant-current source 3.
43 PGED3/SDA2/FLT31/RP40/RB8 bidirectional ICSP/debug data pin for channel 3, also I2C2 data and PWM Class B Fault Input 31.
44 PGEC3/SCL2/RP47/RB15 input ICSP/debug clock pin for channel 3, also I2C2 clock.
45 INT4/RP75/RD11 input External Interrupt 4 (not remappable), also remappable via RP75 and PORTD bit 11.
46 TDO/AN19/PGA2N2/RP37/RB5 output JTAG test data output, also analog input AN19 and PGA2 negative input 2.
47 T4CK/RP64/RD0 input Timer4 external clock input, also remappable via RP64 and PORTD bit 0.
48 PGED1/TDI/AN20/SCL1/RP38/RB6 bidirectional ICSP/debug data pin for channel 1, also JTAG test data input and I2C1 clock.
49 PGEC1/AN21/SDA1/RP39/RB7 input ICSP/debug clock pin for channel 1, also analog input AN21 and I2C1 data.
50 AN1ALT/RP52/RC4 passive Alternate analog input channel AN1ALT, also remappable via RP52 and PORTC bit 4.
51 AN0ALT/RP53/RC5 passive Alternate analog input channel AN0ALT, also remappable via RP53 and PORTC bit 5.
52 AN17/RP54/RC6 passive Analog input channel AN17, also remappable via RP54 and PORTC bit 6.
53 AN12/ISRC1/RP69/RD5 passive Analog input channel AN12, also constant-current source 1 and remappable via RP69.
54 PWM5H/RP70/RD6 output PWM5 high output, also remappable via RP70 and PORTD bit 6.
55 PWM5L/RP51/RC3 output PWM5 low output, also remappable via RP51 and PORTC bit 3.
56 VCAP passive CPU logic filter capacitor connection; requires a low-ESR capacitor greater than 4.7 µF (10 µF recommended), 16V, to ground and must not be tied to VDD.
57 VDD power_in Positive supply for peripheral logic and I/O pins.
58 PWM6H/RP68/RD4 output PWM6 high output, also remappable via RP68 and PORTD bit 4.
59 PWM6L/RD15 output PWM6 low output, also PORTD bit 15.
60 TMS/PWM3H/RP43/RB11 input JTAG test mode select input, also PWM3 high output and remappable via RP43.
61 TCK/PWM3L/RP44/RB12 input JTAG test clock input, also PWM3 low output and remappable via RP44.
62 PWM2H/RP45/RB13 output PWM2 high output, also remappable via RP45 and PORTB bit 13.
63 PWM2L/RP46/RB14 output PWM2 low output, also remappable via RP46 and PORTB bit 14.
64 PWM4H/RP65/RD1 output PWM4 high output (fixed on 806 devices), also remappable via RP65 and PORTD bit 1.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package TQFP-64(10x10)
Category Single Chip Microcomputer/Microcontroller
Pins 64

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Ambient temperature under bias -40 125 °C 379
Storage temperature -65 150 °C 379
Voltage on VDD with respect to VSS VDD -0.3 4 V 379
Voltage on any pin that is not 5V tolerant with respect to VSS -0.3 V Maximum is VDD + 0.3V 379
Voltage on any 5V tolerant pin with respect to VSS when VDD >= 3.0V -0.3 5.5 V when VDD >= 3.0V 379
Voltage on any 5V tolerant pin with respect to VSS when VDD < 3.0V -0.3 3.6 V when VDD < 3.0V 379
Operating Junction Temperature Range TJ -40 140 °C Extended temperature devices 380
Operating Ambient Temperature Range TA -40 125 °C Extended temperature devices 380
Supply Voltage VDD 3 3.6 V 381
RAM Retention Voltage DC12 VDR 1.95 V +25°C, +85°C, +125°C 381
RAM Retention Voltage DC12 at -40°C VDR 2 V -40°C 381
VDD Rise Rate to Ensure Internal Power-on Reset Signal DC17 SVDD 1 V/ms 0V-3V in 3 ms 381
External Filter Capacitor Value CEFC 4.7 10 F Capacitor must have a low series resistance (<1 Ohm) 381
Maximum MIPS 60 MIPS VDD 3.0V to 3.6V, -40°C to +125°C 380
Operating Current (IDD) DC26d IDD 30 46 mA -40°C, 3.3V, 70 MIPS 382
Operating Current (IDD) DC26a IDD 30 46 mA +25°C, 3.3V, 70 MIPS 382
Operating Current (IDD) DC26b IDD 30 46 mA +85°C, 3.3V, 70 MIPS 382
Operating Current (IDD) DC27d IDD 57 75 mA -40°C, 3.3V, 70 MIPS, see Note 2 382
Operating Current (IDD) DC27a IDD 57 75 mA +25°C, 3.3V, 70 MIPS, see Note 2 382
Operating Current (IDD) DC27b IDD 57 75 mA +85°C, 3.3V, 70 MIPS, see Note 2 382
Idle Current (IIDLE) DC46d IIDLE 10 20 mA -40°C, 3.3V, 70 MIPS 383
Idle Current (IIDLE) DC46a IIDLE 10 20 mA +25°C, 3.3V, 70 MIPS 383
Idle Current (IIDLE) DC46b IIDLE 10 20 mA +85°C, 3.3V, 70 MIPS 383
Power-Down Current (IPD) DC60d IPD 15 110 µA -40°C, 3.3V 384
Power-Down Current (IPD) DC60a IPD 20 150 µA +25°C, 3.3V 384
Power-Down Current (IPD) DC60b IPD 150 500 µA +85°C, 3.3V 384
Power-Down Current (IPD) DC60c IPD 500 1200 µA +125°C, 3.3V 384
Watchdog Timer Delta Current (IWDT) DC61d IWDT 1 10 µA -40°C, 3.3V 384
Watchdog Timer Delta Current (IWDT) DC61a IWDT 1 10 µA +25°C, 3.3V 384
Watchdog Timer Delta Current (IWDT) DC61b IWDT 2 17 µA +85°C, 3.3V 384
Watchdog Timer Delta Current (IWDT) DC61c IWDT 2 20 µA +125°C, 3.3V 384
Doze Current (IDOZE) DC73a IDOZE 20 40 mA Doze ratio 1:2, -40°C, 3.3V, FOSC = 140 MHz 385
Doze Current (IDOZE) DC73g IDOZE 10 22 mA Doze ratio 1:128, -40°C, 3.3V, FOSC = 140 MHz 385
Doze Current (IDOZE) DC70a IDOZE 20 40 mA Doze ratio 1:2, +25°C, 3.3V, FOSC = 140 MHz 385
Doze Current (IDOZE) DC70g IDOZE 10 22 mA Doze ratio 1:128, +25°C, 3.3V, FOSC = 140 MHz 385
Doze Current (IDOZE) DC71a IDOZE 20 40 mA Doze ratio 1:2, +85°C, 3.3V, FOSC = 140 MHz 385
Doze Current (IDOZE) DC71g IDOZE 10 22 mA Doze ratio 1:128, +85°C, 3.3V, FOSC = 140 MHz 385
Doze Current (IDOZE) DC72a IDOZE 20 40 mA Doze ratio 1:2, +125°C, 3.3V, FOSC = 120 MHz 385
Doze Current (IDOZE) DC72g IDOZE 10 22 mA Doze ratio 1:128, +125°C, 3.3V, FOSC = 120 MHz 385
Endurance D130 EP 10000 E/W -40C to +125C 390
VDD for Read D131 VPR 3 3.6 V 390
VDD for Self-Timed Write D132b VPEW 3 3.6 V 390
Characteristic Retention D134 TRETD 20 Year Provided no other specifications are violated, -40C to +125C 390
Instantaneous Peak Current During Start-up D136 IPEAK 150 mA 390
Page Erase Time D137a TPE 19.7 20.1 ms TPE = 146893 FRC cycles, TA = +85°C 390
Page Erase Time D137b TPE 19.5 20.3 ms TPE = 146893 FRC cycles, TA = +125°C 390
Word Write Cycle Time D138a TWW 46.5 47.3 µs TWW = 346 FRC cycles, TA = +85°C 390
Word Write Cycle Time D138b TWW 46 47.9 µs TWW = 346 FRC cycles, TA = +125°C 390
Row Write Time D139a TRW 667 679 µs TRW = 4965 FRC cycles, TA = +85°C 390
Row Write Time D139b TRW 660 687 µs TRW = 4965 FRC cycles, TA = +125°C 390
Supply Current during Programming D135 IDDP 10 mA 390
Package Thermal Resistance, 64-Pin TQFP 10x10x1 mm JA 49 °C/W Note 1 380

CAD (KiCad official)

  • Symbol: dsPIC33EP128GS806-E
  • Footprint: Package_QFP:TQFP-64_10x10mm_P0.5mm
  • 3D model: TQFP-64(10x10) (KiCad packages3D, STEP)
  • 3D model files: dspic33ep128gs806-e-etched.step / dspic33ep128gs806-e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dspic33ep128gs806-e.step / dspic33ep128gs806-e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (484 pp, sha256 ee1eb16317dd854d, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF