Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SRK2001

STMicroelectronics · AC-DC Controllers And Regulators · SSOP-10-150mil

SRK2001 from STMicroelectronics, in a SSOP-10-150mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Supply voltage of the device, with an operating range of 4.5 to 32 V and internal clamp VCCZ (36 V typical); a bypass capacitor to GND should be placed as close to the pin as possible.
2 GND power_in Return of the device bias current and of the gate drive currents, to be routed to the common point where the source terminals of both SR MOSFETs are connected.
3 GD1 output Gate driver output for section 1, a totem-pole stage clamped to about 11 V high level, to be connected directly to the SR MOSFET gate.
4 SVS1 input Source voltage sensing for section 1, the reference for DVS1, to be connected directly to the source of the corresponding SR MOSFET; absolute rating -3 to 3 V referred to GND.
5 DVS1 input Drain voltage sensing for section 1, to be connected to the SR MOSFET drain through a series resistor of at least 100 Ω; absolute rating -3 to 90 V referred to SVS1.
6 DVS2 input Drain voltage sensing for section 2, to be connected to the SR MOSFET drain through a series resistor of at least 100 Ω; absolute rating -3 to 90 V referred to SVS2.
7 SVS2 input Source voltage sensing for section 2, the reference for DVS2, to be connected directly to the source of the corresponding SR MOSFET; absolute rating -3 to 3 V referred to GND.
8 GD2 output Gate driver output for section 2, a totem-pole stage clamped to about 11 V high level, to be connected directly to the SR MOSFET gate.
9 PROG passive Programming pin for the conduction duty cycle at sleep/burst mode exit; a resistor to GND biased by an internal ~10 µA source selects the value, with absolute rating -0.3 to 3.3 V.
10 EN input Enable pin with internal pull-up and current source, used for sleep mode enable/disable at startup, remote ON/OFF (below VEN_OFF ≈ 0.3 V stops operation), and duty-cycle selection; absolute rating -0.3 to 3.3 V.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SSOP-10-150mil
Category Power Management (PMIC)
Pins 10

CAD (KiCad official)

  • Symbol: SRK2001
  • Footprint: Package_SO:SSOP-10_3.9x4.9mm_P1.00mm
  • 3D model: SSOP-10-150mil (KiCad packages3D, STEP)
  • 3D model files: srk2001-etched.step / srk2001-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); srk2001.step / srk2001.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (21 pp, sha256 3d1a91351580f5f1, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF