Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

ADG408BRZ-REEL7

Analog Devices · Analog Switches, Multiplexers · SOIC-16

ADG408BRZ-REEL7 from Analog Devices, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input Logic control input for the 3-bit channel address (A0, A1, A2) that selects one of the eight source terminals when EN is high.
2 EN input Active-high digital enable; when low the device is disabled and all switches are off, and when high the Ax inputs determine which switch is on.
3 VSS power_in Most negative power supply potential in dual-supply operation; in single-supply applications it can be connected to ground.
4 S1 bidirectional Source terminal 1, which can be an input or an output.
5 S2 bidirectional Source terminal 2, which can be an input or an output.
6 S3 bidirectional Source terminal 3, which can be an input or an output.
7 S4 bidirectional Source terminal 4, which can be an input or an output.
8 D bidirectional Drain terminal, the common switch output for the selected source, which can be an input or an output.
9 S8 bidirectional Source terminal 8, which can be an input or an output.
10 S7 bidirectional Source terminal 7, which can be an input or an output.
11 S6 bidirectional Source terminal 6, which can be an input or an output.
12 S5 bidirectional Source terminal 5, which can be an input or an output.
13 VDD power_in Most positive power supply potential; the datasheet gives VDD to VSS as 44 V maximum.
14 GND power_in Ground (0 V) reference pin.
15 A2 input Logic control input for the most significant bit of the 3-bit channel address.
16 A1 input Logic control input for the middle bit of the 3-bit channel address.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package SOIC-16
Category Interface
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
On resistance RON (dual supply, B Version) RON 40 125 Ω VD = ±10 V, IS = −10 mA; B Version −40°C to +85°C (max at +25°C is 100 Ω) 3
On resistance matching ΔRON (dual supply) ΔRON 15 Ω VD = +10 V, −10 V 3
Source off leakage IS(OFF) (dual supply, B Version) IS(OFF) -50 50 nA VD = ±10 V, VS = m 10 V; see Figure 19; B Version −40°C to +85°C 3
Drain off leakage ID(OFF) ADG408 (dual supply, B Version) ID(OFF) -100 100 nA VD = ±10 V; VS = m 10 V; see Figure 20; B Version −40°C to +85°C 3
Channel on leakage ID, IS(ON) ADG408 (dual supply, B Version) ID, IS(ON) -100 100 nA VS = VD = ±10 V; see Figure 21; B Version −40°C to +85°C 3
Input high voltage (dual supply) VINH 2.4 V 3
Input low voltage (dual supply) VINL 0.8 V 3
Input current (dual supply) IINL or IINH -10 10 μA VIN = 0 or VDD 3
Transition time tTRANSITION (dual supply) tTRANSITION 120 250 ns RL = 300 Ω, CL = 35 pF; VS1 = ±10 V, VS8 = m 10 V; see Figure 22 3
Break-before-make time tOPEN (dual supply) tOPEN 10 ns RL = 300 Ω, CL = 35 pF; VS = 5 V; see Figure 23 3
Enable on time tON(EN) (dual supply, B Version) tON(EN) 85 225 ns RL = 300 Ω CL = 35 pF; VS = 5 V; see Figure 24; B Version −40°C to +85°C 3
Enable off time tOFF(EN) (dual supply, B Version) tOFF(EN) 65 150 ns RL = 300 Ω, CL = 35 pF; VS = 5 V; see Figure 24; B Version −40°C to +85°C 3
Positive supply current IDD (dual supply, EN low) IDD 1 5 μA VIN = 0 V, VEN = 0 V 4
Negative supply current ISS (dual supply) ISS 1 5 μA 4
Positive supply current IDD (dual supply, EN high) IDD 100 500 μA VIN = 0 V, VEN = 2.4 V; B Version −40°C to +85°C 4
Source off leakage IS(OFF) (single supply, B Version) IS(OFF) -50 50 nA VD = 8 V/0 V, VS = 0 V/8 V; see Figure 19; B Version −40°C to +85°C 4
Drain off leakage ID(OFF) ADG408 (single supply, B Version) ID(OFF) -100 100 nA VD = 8 V/0 V, VS = 0 V/8 V; see Figure 20; B Version −40°C to +85°C 4
Channel on leakage ID, IS(ON) ADG408 (single supply, B Version) ID, IS(ON) -100 100 nA VS = VD = 8 V/0 V; see Figure 21; B Version −40°C to +85°C 4
Positive supply current IDD (single supply, EN low) IDD 1 5 μA VIN = 0 V, VEN = 0 V 4
Positive supply current IDD (single supply, EN high) IDD 100 500 μA VIN = 0 V, VEN = 2.4 V; B Version −40°C to +85°C 5
VDD to VSS VDD − VSS 44 V TA = 25°C 6
VDD to GND VDD − GND -0.3 32 V TA = 25°C 6
VSS to GND VSS − GND -32 0.3 V TA = 25°C 6
Analog and digital input current limit 20 mA Whichever occurs first with VSS − 2 V to VDD + 2 V 6
Continuous current, S or D 20 mA 6
Peak current, S or D 40 mA Pulsed at 1 ms, 10% duty cycle maximum 6
Operating temperature range (Industrial, B Version) TA -40 85 °C Industrial (B Version) 6
Storage temperature range TSTG -65 150 °C 6
Junction temperature TJ 150 °C 6
Lead temperature, soldering (vapor phase) 215 °C Vapor phase, 60 sec 6
Lead temperature, soldering (infrared) 220 °C Infrared, 15 sec 6
SOIC package power dissipation PD 600 mW SOIC package 6
Thermal impedance, junction-to-ambient (SOIC) θJA 77 °C/W SOIC package 6

CAD (KiCad official)

  • Symbol: ADG408BRZ-REEL7
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: adg408brz-reel7-etched.step / adg408brz-reel7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); adg408brz-reel7.step / adg408brz-reel7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (16 pp, sha256 b1c1629b4e19ba7e, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF