Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

VIPER37LDTR

STMicroelectronics · AC-DC Controllers And Regulators · SOIC-16

VIPER37LDTR from STMicroelectronics, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in This pin is the device ground and the source of the power section.
2 GND power_in This pin is the device ground and the source of the power section.
3 N.C. unconnected Not connected.
4 N.A. unconnected Not available for user; it is mechanically connected to the controller die pad and is highly recommended to be connected to GND (pins 1-2) to improve noise immunity.
5 VDD power_in Supply voltage of the control section, which also provides the charging current of the external capacitor during start-up time.
6 CONT bidirectional Control pin for current limit set point adjustment (reduced by an external resistor to ground) and for output voltage monitoring, where a voltage exceeding VOVP shuts the IC down after strobed, digitally filtered sampling.
7 FB input Control input for duty cycle control; a voltage below VFBbm activates burst-mode operation and a level close to VFBlin approaches the cycle-by-cycle overcurrent set point.
8 BR input Brownout protection input with hysteresis; a voltage below VBRth shuts down (not latches) the device, and it can be connected to ground when not used.
9 N.C. unconnected Not connected.
10 N.C. unconnected Not connected.
11 N.C. unconnected Not connected.
12 N.C. unconnected Not connected.
13 DRAIN passive High voltage drain pin that also draws the built-in high voltage switched start-up bias current.
14 DRAIN passive High voltage drain pin that also draws the built-in high voltage switched start-up bias current.
15 DRAIN passive High voltage drain pin that also draws the built-in high voltage switched start-up bias current.
16 DRAIN passive High voltage drain pin that also draws the built-in high voltage switched start-up bias current.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SOIC-16
Category Power Management (PMIC)
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-to-source (ground) voltage VDRAIN 800 V 6
Repetitive avalanche energy EAV 5 mJ limited by TJ = 150 °C 6
Repetitive avalanche current IAR 1.5 A limited by TJ = 150 °C 6
Pulse drain current IDRAIN 3 A 6
Control input pin voltage VCONT -0.3 6 V 6
Feedback voltage VFB -0.3 5.5 V 6
Brownout input pin voltage VBR -0.3 5 V 6
Supply voltage VDD -0.3 V IDD = 25 mA; max printed as Self limited 6
Input current IDD 25 mA 6
Power dissipation PTOT 1.5 W TA < 60 °C 6
Operating junction temperature range TJ -40 150 °C 6
Storage temperature TSTG -55 150 °C 6
Thermal resistance junction pin (SO16N) RthJP 35 °C/W Dissipated power = 1 W 6
Thermal resistance junction ambient (SO16N) RthJA 110 °C/W Dissipated power = 1 W 6
Thermal resistance junction ambient, FR4 100 mm2 Cu (SO16N) RthJA 80 °C/W Dissipated power = 1 W; standard single side FR4 board with 100 mm2 Cu (35 µm) 6
Breakdown voltage VBVDSS 800 V IDRAIN = 1 mA, VFB = GND, TJ = 25 °C 7
OFF state drain current IOFF 60 μA VDRAIN = max. rating, VFB = GND, TJ = 25 °C 7
Drain-source on state resistance RDS(on) 4.5 Ω IDRAIN = 0.4 A, VFB = 3 V, VBR = GND, TJ = 25 °C 7
Drain-source on state resistance RDS(on) 9 Ω IDRAIN = 0.4 A, VFB = 3 V, VBR = GND, TJ = 125 °C 7
Drain-source start voltage VDRAIN_START 60 80 100 V 7
Startup charging current IDDch -2 -3 -4 mA VDRAIN = 120 V, VBR = GND, VFB = GND, VDD = 4 V 7
Startup charging current after fault IDDch -0.4 -0.6 -0.8 mA VDRAIN = 120 V, VBR = GND, VFB = GND, VDD = 5 V after fault 7
Operating voltage range VDD 8.5 23.5 V After turn-on 7
VDD clamp voltage VDDclamp 23.5 V IDD = 20 mA 7
VDD startup threshold VDDon 13 14 15 V VDRAIN = 120 V, VBR = GND, VFB = GND 7
VDD undervoltage shutdown threshold VDDoff 7.5 8 8.5 V 7
VDD restart voltage threshold VDD(RESTART) 4 4.5 5 V 7
Operating supply current, not switching IDD0 0.9 mA VFB = GND, FSW = 0 kHz, VBR = GND, VDD = 10 V 8
Operating supply current, switching IDD1 2.5 mA VDRAIN = 120 V, FSW = 60 kHz 8
Operating supply current, with protection tripping IDD_FAULT 400 μA VDD = 10 V 8
Operating supply current with VDD < VDD_OFF IDD_OFF 270 μA VDD = 7 V 8
Overload shutdown threshold VFBolp 4.5 4.8 5.2 V 8
Linear dynamics upper limit VFBlin 3.2 3.5 3.7 V 8
Burst mode threshold VFBbm 0.6 V Voltage falling 8
Burst mode hysteresis VFBbmhys 100 mV Voltage rising 8
Feedback sourced current IFB -150 -200 -280 μA VFB = 0.3 V 8
Feedback sourced current IFB -3 μA 3.3 V < VFB < 4.8 V 8
Dynamic resistance RFB(DYN) 14 21 kΩ VFB < 3.3 V 8
ΔVFB / ΔID HFB 0.5 2 V/A 8
Low level clamp voltage VCONT_l 0.5 V ICONT = -100 µA 8
High level clamp voltage VCONT_h 5 5.5 6 V ICONT = 1 mA 8
Max. drain current limitation IDlim 0.95 1 1.05 A VFB = 4 V, ICONT = -10 µA, TJ = 25 °C 8
Soft-start time tSS 8.5 ms 8
Minimum turn-on time TON_MIN 220 400 480 ns 8
Propagation delay td 100 ns 8
Leading edge blanking tLEB 300 ns 8
Peak drain current during burst mode ID_BM 160 mA VFB = 0.6 V 8

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts copper Note: The copper area for heat dissipation must be designed under the DRAIN pins. 5

CAD (KiCad official)

  • Symbol: VIPER37LDTR
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: viper37ldtr-etched.step / viper37ldtr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); viper37ldtr.step / viper37ldtr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (35 pp, sha256 18de52b1b5992ba6, retrieved 2026-11-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF