component
AD7276BUJZ-500RL7
Public Made by Adomby adom
Analog Devices Analog To Digital Converters (ADCs), TSOT-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownAD7276BUJZ-500RL7
Analog Devices · Analog To Digital Converters (ADCs) · TSOT-6
AD7276BUJZ-500RL7 from Analog Devices, in a TSOT-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD | power_in | Power supply input; the VDD range is 2.35 V to 3.6 V. |
| 2 | GND | power_in | Analog ground reference point for all circuitry; all analog input signals should be referred to this GND voltage. |
| 3 | VIN | power_in | Single-ended analog input channel with an input range of 0 V to VDD. |
| 4 | SCLK | input | Serial clock logic input that clocks data out of the part and is also the clock source for the conversion process. |
| 5 | SDATA | output | Logic output providing the conversion result as a serial data stream, MSB first, clocked out on the falling edge of SCLK, with two leading zeros followed by the conversion bits and trailing zeros. |
| 6 | CS | input | Active-low chip select logic input that initiates conversion and frames the serial data transfer. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | TSOT-6 |
| Category | ADC/DAC/Data Conversion |
| Pins | 6 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Signal-to-Noise + Distortion | SINAD | 68 | dB | fIN = 1 MHz sine wave, B Grade | 3 | ||
| Signal-to-Noise Ratio | SNR | 69 | 70 | dB | fIN = 1 MHz sine wave, B Grade | 3 | |
| Total Harmonic Distortion | THD | -78 | -73 | dB | fIN = 1 MHz sine wave, B Grade | 3 | |
| Integral Nonlinearity | INL | -1 | 1 | LSB | 3 | ||
| Differential Nonlinearity | DNL | -0.99 | 1.2 | LSB | Guaranteed no missed codes to 12 bits | 3 | |
| Offset Error | -3 | 3 | LSB | 3 | |||
| Gain Error | -3.5 | 3.5 | LSB | 3 | |||
| Total Unadjusted Error | TUE | -3.5 | 3.5 | LSB | 3 | ||
| DC Leakage Current | -1 | 1 | μA | -40°C to +85°C | 3 | ||
| DC Leakage Current | -5.5 | 5.5 | μA | 85°C to 125°C | 3 | ||
| Input High Voltage | VINH | 1.7 | V | 2.35 V ≤ VDD ≤ 2.7 V | 3 | ||
| Input High Voltage | VINH | 2 | V | 2.7 V < VDD ≤ 3.6 V | 3 | ||
| Input Low Voltage | VINL | 0.7 | V | 2.35 V ≤ VDD ≤ 2.7 V | 3 | ||
| Input Low Voltage | VINL | 0.8 | V | 2.7 V < VDD ≤ 3.6 V | 3 | ||
| Input Current | IIN | -1 | 1 | μA | Typically 10 nA, VIN = 0 V or VDD | 3 | |
| Output Low Voltage | VOL | 0.2 | V | ISINK = 200 μA | 3 | ||
| Floating-State Leakage Current | -2.5 | 2.5 | μA | 3 | |||
| Supply voltage VDD to GND | VDD | -0.3 | 6 | V | TA = 25°C | 11 | |
| Analog Input Voltage to GND | -0.3 | V | Upper limit VDD + 0.3 V; TA = 25°C | 11 | |||
| Digital Input Voltage to GND | -0.3 | 6 | V | TA = 25°C | 11 | ||
| Digital Output Voltage to GND | -0.3 | V | Upper limit VDD + 0.3 V; TA = 25°C | 11 | |||
| Input Current to Any Pin Except Supplies | -10 | 10 | mA | Transient currents of up to 100 mA cause SCR latch-up | 11 | ||
| Operating Temperature Range | -40 | 125 | °C | Commercial (B grade) | 11 | ||
| Storage Temperature Range | -65 | 150 | °C | 11 | |||
| Junction Temperature | 150 | °C | 11 | ||||
| Lead Temperature Soldering Reflow | 255 | °C | Reflow (10 sec to 30 sec) | 11 | |||
| ESD | 1.5 | kV | 11 | ||||
| θJA Thermal Impedance | θJA | 230 | °C/W | 6-Lead TSOT Package | 11 | ||
| θJC Thermal Impedance | θJC | 92 | °C/W | 6-Lead TSOT Package | 11 | ||
| Supply voltage range | VDD | 2.35 | 3.6 | V | Specified VDD range | 1 | |
| Input Voltage Range | 0 | V | 0 to VDD | 3 | |||
| Resolution | 12 | Bits | 3 | ||||
| Total Harmonic Distortion (typ) | THD | -78 | dB | fIN = 1 MHz sine wave, B Grade | 3 | ||
| Peak Harmonic or Spurious Noise | SFDR | -80 | dB | fIN = 1 MHz sine wave, B Grade | 3 | ||
| IMD Second-Order Terms | IMD | -82 | dB | fa = 1 MHz, fb = 0.97 MHz | 3 | ||
| IMD Third-Order Terms | IMD | -82 | dB | fa = 1 MHz, fb = 0.97 MHz | 3 | ||
| Aperture Delay | 5 | ns | 3 | ||||
| Aperture Jitter | 18 | ps | 3 | ||||
| Full Power Bandwidth | 55 | MHz | @ 3 dB | 3 | |||
| Full Power Bandwidth | 8 | MHz | @ 0.1 dB | 3 | |||
| Analog Input Capacitance | 42 | pF | When in track | 3 | |||
| Analog Input Capacitance | 10 | pF | When in hold | 3 | |||
| Logic Input Capacitance | CIN | 2 | pF | 3 | |||
| Floating-State Output Capacitance | 4.5 | pF | 3 |
CAD (KiCad official)
- Symbol:
AD7276BUJZ-500RL7 - Footprint:
Package_TO_SOT_SMD:TSOT-23-6 - 3D model: TSOT-6 (KiCad packages3D, STEP)
- 3D model files:
ad7276bujz-500rl7-etched.step/ad7276bujz-500rl7-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ad7276bujz-500rl7.step/ad7276bujz-500rl7.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices datasheet (28 pp, sha256
393a1ddf269a9ce0, retrieved 2026-10-30, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).