Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

74LVCE1G32W5-7

Diodes Incorporated · Gates · SOT-25

74LVCE1G32W5-7 from Diodes Incorporated, in a SOT-25. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A input Data input, tolerant to 5.5V, with VIH of 0.65 x VCC at VCC = 1.4V to 1.95V and a recommended input range of 0 to 5.5V.
2 B input Data input, tolerant to 5.5V, with VIH of 0.65 x VCC at VCC = 1.4V to 1.95V and a recommended input range of 0 to 5.5V.
3 GND power_in Ground; continuous current through Vdd or GND is limited to ±100 mA.
4 Y output Data output (standard totem pole) delivering ±24mA drive at 3.3V, with IOFF circuitry that disables the output when the device is powered down.
5 Vcc power_in Supply voltage, 1.4V to 5.5V recommended operating range (absolute maximum -0.5 to 6.5V).

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SOT-25
Category Logic ICs
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage Range VCC -0.5 6.5 V 3
Input Voltage Range VI -0.5 6.5 V 3
Output voltage in high impedance or IOFF state Vo -0.5 6.5 V high impedance or IOFF state 3
Output voltage in high or low state Vo -0.3 5.5 V high or low state; max printed as VCC + 0.5 V 3
Input Clamp Current IIK -50 mA VI<0 3
Output Clamp Current IOK -50 mA 3
Continuous output current IO -50 50 mA 3
Continuous current through Vdd or GND -100 100 mA 3
Operating Junction Temperature TJ -40 150 °C 3
Storage Temperature TSTG -65 150 °C 3
Operating Voltage VCC 1.4 5.5 V Operating 4
Input Voltage VI 0 5.5 V 4
Operating free-air temperature TA -40 85 °C 4
Input Current II -5 5 μA VI = 5.5 V or GND, VCC = 0 to 5.5 V 5
Power Down Leakage Current IOFF -10 10 μA VI or VO = 5.5V, VCC = 0 5
Supply Current ICC 10 μA VI = 5.5V or GND, IO=0, VCC = 1.4 V to 5.5V 5
Additional Supply Current ΔICC 500 μA One input at VCC, 0.6 V, other inputs at VCC or GND, VCC = 3 V to 5.5V 5
High Level Output Voltage VOH 1.05 V IOH = -3mA, VCC = 1.4 V 5
High Level Output Voltage VOH 1.2 V IOH = -4mA, VCC = 1.65 V 5
High Level Output Voltage VOH 1.9 V IOH = -8mA, VCC = 2.3V 5
High Level Output Voltage VOH 2.4 V IOH = -16mA, VCC = 3 V 5
High Level Output Voltage VOH 2.3 V IOH = -24mA, VCC = 3 V 5
High Level Output Voltage VOH 3.8 V IOH = -32mA, VCC = 4.5 V 5
Low-level Output Voltage VOL 0.1 V IOL = 100μA, VCC = 1.4 V to 5.5V 5
Low-level Output Voltage VOL 0.4 V IOL = 3mA, VCC = 1.4 V (printed .4) 5
Low-level Output Voltage VOL 0.45 V IOL = 4mA, VCC = 1.65 V 5
Low-level Output Voltage VOL 0.3 V IOL = 8mA, VCC = 2.3V 5
Low-level Output Voltage VOL 0.55 V IOL = 24mA, VCC = 3 V 5
Input Capacitance Ci 3.3 3.5 pF Vi = VCC or GND 5
Thermal Resistance Junction-to-Ambient θJA 204 °C/W SOT25, FR-4, 2oz copper, minimum recommended pad layout 5
Thermal Resistance Junction-to-Case θJC 52 °C/W SOT25, FR-4, 2oz copper, minimum recommended pad layout 5
Propagation delay A or B to Y tpd 1.9 7.2 ns VCC = 1.5 V ± 0.1V, CL = 15pF 6
Propagation delay A or B to Y tpd 1.3 5 ns VCC = 1.8 V ± 0.15V, CL = 15pF 6
Propagation delay A or B to Y tpd 0.6 3.5 ns VCC = 2.5 V ± 0.2V, CL = 15pF 6
Propagation delay A or B to Y tpd 0.7 2.9 ns VCC = 3.3 V ± 0.3V, CL = 15pF 6
Propagation delay A or B to Y tpd 2.8 8 ns VCC = 1.5 V ± 0.1V, CL = 30pF 6
Propagation delay A or B to Y tpd 1.9 5.6 ns VCC = 1.8 V ± 0.15V, CL = 30pF 6
Propagation delay A or B to Y tpd 0.9 4.4 ns VCC = 2.5 V ± 0.2V, CL = 30pF 6
Propagation delay A or B to Y tpd 0.9 3.6 ns VCC = 3.3 V ± 0.3V, CL = 50pF 6
Power dissipation capacitance Cpd 21 pF f = 10 MHz, VCC = 3.3 V, TA = 25 ºC 6

CAD (KiCad official)

  • Symbol: 74LVCE1G32W5-7
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-25 (KiCad packages3D, STEP)
  • 3D model files: 74lvce1g32w5-7-etched.step / 74lvce1g32w5-7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74lvce1g32w5-7.step / 74lvce1g32w5-7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (14 pp, sha256 5c96b592c58cf184, retrieved 2026-10-23, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF