Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SN65LVDS22PWR

Texas Instruments · LVDS ICs · TSSOP-16

SN65LVDS22PWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1B input Channel 1 receiver differential input B (bus pin, ESD rated 12 kV Class 3A); the receiver threshold is ±100 mV with a fail-safe output high when the pair is open-circuited.
2 1A input Channel 1 receiver differential input A (bus pin, ESD rated 12 kV Class 3A); it forms a pair with 1B and must stay within the common-mode range set by VCC−0.8 V with
3 S0 input Multiplexer select input S0 that routes receiver outputs to drivers; VIH is 2 V min and VIL is 0.8 V max, with 1.6 ns setup and 1 ns hold relative to the bus inputs.
4 1DE input Channel 1 driver enable input; logic levels are VIH 2 V min and VIL 0.8 V max, and the input is 5 V tolerant (absolute maximum 6 V).
5 S1 input Multiplexer select input S1 that routes receiver outputs to drivers; VIH is 2 V min and VIL is 0.8 V max, with 1.6 ns setup and 1 ns hold relative to the bus inputs.
6 2A input Channel 2 receiver differential input A (bus pin, ESD rated 12 kV Class 3A); it forms a pair with 2B and is limited to the same
7 2B input Channel 2 receiver differential input B (bus pin, ESD rated 12 kV Class 3A); the receiver threshold is ±100 mV with a fail-safe output high when the pair is open-circuited.
8 GND power_in Ground return for the device, referenced to the network ground.
9 GND power_in Ground return for the device, referenced to the network ground.
10 2Y output Channel 2 LVDS driver output Y (differential pair with 2Z); VOD is 247 mV min to 454 mV max into a 100 Ω load for the SN65LVDS22.
11 2Z output Channel 2 LVDS driver output Z (differential pair with 2Y); VOD is 247 mV min to 454 mV max into a 100 Ω load for the SN65LVDS22.
12 2DE input Channel 2 driver enable input; logic levels are VIH 2 V min and VIL 0.8 V max, and the input is 5 V tolerant (absolute maximum 6 V).
13 1Z output Channel 1 LVDS driver output Z (differential pair with 1Y); VOD is 247 mV min to 454 mV max into a 100 Ω load for the SN65LVDS22.
14 1Y output Channel 1 LVDS driver output Y (differential pair with 1Z); VOD is 247 mV min to 454 mV max into a 100 Ω load for the SN65LVDS22.
15 VCC power_in Single 3.3 V supply pin; recommended range 3 V to 3.6 V, absolute maximum 4 V.
16 VCC power_in Single 3.3 V supply pin; recommended range 3 V to 3.6 V, absolute maximum 4 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Interface
Pins 16

CAD (KiCad official)

  • Symbol: SN65LVDS22PWR
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: sn65lvds22pwr-etched.step / sn65lvds22pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn65lvds22pwr.step / sn65lvds22pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (17 pp, sha256 fee3495d3434ed9e, retrieved 2026-10-08, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF