Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

UCC3806DWTR

Texas Instruments · AC-DC Controllers And Regulators · SOIC-16-300mil

UCC3806DWTR from Texas Instruments, in a SOIC-16-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CURLIM input Programs the primary current limit threshold and determines whether the device latches off or retries after an overcurrent; the voltage must stay below 350 mV for a restart.
2 VREF power_out 5.1 V ±1% trimmed reference output with 5 mA maximum available current, which must be bypassed to GND with at least a 0.1-µF ceramic capacitor.
3 CS-- input Inverting input of the 3× differential current sense amplifier.
4 CS+ input Non-inverting input of the 3× differential current sense amplifier.
5 NI input Non-inverting input of the error amplifier.
6 INV input Inverting input of the error amplifier.
7 COMP output Output of the error amplifier and input of the PWM comparator; zero duty cycle is commanded by externally forcing COMP to GND.
8 CT input Oscillator timing capacitor connection, charged by the RT current and discharged to GND through a 2.5-mA sink to set dead time.
9 RT input Oscillator timing resistor connection, nominally 1.25 V; the mirrored current is limited to 100 µA so RT must be greater than 12.5 kΩ.
10 SYNC bidirectional Bidirectional TTL-compatible synchronization pin that outputs a pulse during oscillator dead time, and becomes an input disabling the internal oscillator when RT is forced above 4.4 V.
11 AOUT output High-current gate drive for the external MOSFET, with duty cycle variable from 0% to 50%.
12 GND power_in Reference ground and power ground for all functions of the device.
13 VC power_in Input supply connection for the FET drive outputs, with an input range of 2.5 V to 15 V, which should be capacitively bypassed.
14 BOUT output High-current gate drive for the external MOSFET, alternating with AOUT.
15 VIN power_in Input supply connection for the device, internally limited by a 15 V shunt regulator with shunt current limited to 25 mA and bypassed with at least 0.01 µF ceramic.
16 SHUTDOWN input Protection input; when driven above 1 V, AOUT and BOUT are forced low.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16-300mil
Category Power Management (PMIC)
Pins 16

CAD (KiCad official)

  • Symbol: UCC3806DWTR
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16-300mil (KiCad packages3D, STEP)
  • 3D model files: ucc3806dwtr-etched.step / ucc3806dwtr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ucc3806dwtr.step / ucc3806dwtr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (36 pp, sha256 20f40789e136b23c, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF