Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

UCC2813QDR-3Q1

Texas Instruments · AC-DC Controllers And Regulators · SOIC-8

UCC2813QDR-3Q1 from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 COMP output Error amplifier output and PWM comparator input with internal soft-start ramping from 0.5V to REF-1V (3V typical for UCC2813-3-Q1) over 4ms during power-up or fault recovery.
2 FB input Inverting input to error amplifier for feedback voltage regulation with typical input voltage 1.92-2.05V at VCOMP=2V for UCC2813-3-Q1.
3 CS input Current sensing input with 1.65V/V typical gain, 100ns leading-edge blanking, and maximum input signal of 1V at VCOMP=5V.
4 RC input Oscillator timing pin for programming switching frequency (26-36kHz for UCC2813-3-Q1) and 100% maximum duty cycle via external 10-200kΩ resistor and 100-1000pF capacitor.
5 GND power_in Signal reference ground and power ground for all device functions and signal paths.
6 OUT output High-current totem-pole gate driver output with ±1A peak current capability, 41-75ns rise/fall times at 1nF load, and CMOS output structure with internal zener clamp to VCC.
7 VCC power_in Bias power supply input with UVLO turn-on threshold of 3.7-4.5V (4.1V typical) and turn-off of 3.2-4.0V (3.6V typical); absolute maximum 12V with series current-limiting resistor and 0.1µF bypass capacitor to GND required.
8 REF output 4V voltage reference output (±1.5% accuracy at 25°C) with 5mA maximum load current serving as error amplifier and logic bias source; minimum 0.1µF bypass capacitor to GND required.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: UCC2813QDR-3Q1
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: ucc2813qdr-3q1-etched.step / ucc2813qdr-3q1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ucc2813qdr-3q1.step / ucc2813qdr-3q1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (47 pp, sha256 114dd59e68535e9e, retrieved 2026-10-03, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF