Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

TPS23753APWR

Texas Instruments · Power Over Ethernet (PoE) Controllers · TSSOP-14

TPS23753APWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CTL input Control loop input to the PWM (pulse width modulator). Use VB as a pullup for CTL. Input resistance ~100 kΩ; 0% duty cycle threshold ~1.5 V.
2 VB power_out 5-V bias rail output for DC-DC control circuits. Apply a 0.1-µF ceramic capacitor to RTN. VB may be used to bias an external optocoupler for feedback. Output ~5.0 V, sourcing up to 5 mA.
3 CS input DC-DC converter switching MOSFET current-sense input. Connect CS to the high side of RCS. Maximum threshold voltage VCSMAX ~0.55 V.
4 VC power_in DC-DC converter bias voltage. The internal start-up current source and converter bias winding output power this pin. Connect a 0.22-µF minimum ceramic capacitor to RTN, and a larger capacitor to help start-up. UVLO ~9 V rising / 3.5 V hysteresis; operating range 8.5-18 V.
5 GATE output Gate drive output for the DC-DC converter switching MOSFET. Average sourcing/sinking current up to 25 mARMS.
6 RTN power_in Negative rail input to the DC-DC converter and output of the PoE hotswap. Serves as the local return reference for controller-side circuitry.
7 VSS power_in Negative power rail derived from the PoE source. Serves as the reference for the PoE interface section (hotswap MOSFET source).
8 VDD1 power_in Source of the DC-DC converter start-up current. Connect to VDD for most applications. Rated up to 100 V to RTN (absolute max).
9 VDD power_in Positive input power rail for the PoE interface circuit, derived from the PoE source. Recommended operating range 0-57 V; absolute max 100 V.
10 DEN bidirectional PoE detection enable. Connect a 24.9-kΩ resistor from DEN to VDD to provide the PoE detection signature. Pulling this pin to VSS during powered operation causes the internal hotswap MOSFET to turn off.
11 CLS output Classification current program pin. Connect a resistor from CLS to VSS to program the PoE classification current (class 1-4).
12 APD input Adapter present detect. Pull APD above 1.5 V to disable the internal PD hotswap switch, forcing power to come from an external adapter. Connect to the adapter through a resistor divider.
13 BLNK bidirectional Leading-edge blanking program pin. Connect to RTN to use the internally set blanking period (~52 ns) or connect through a resistor (up to 350 kΩ) to RTN to program a longer blanking period.
14 FRS bidirectional Frequency-set/synchronization pin. Connect a resistor from FRS to RTN to program the converter switching frequency (e.g. RFRS = 60.4 kΩ → ~248 kHz). Also accepts an external sync pulse (VSYNC ≈ 2.2 V, ≥25 ns wide).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category PMIC
Pins 14

Ordering variants

Same part, different packaging or reel option.

  • TPS23753APWR

CAD (KiCad official)

  • Symbol: TPS23753APWR
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (37 pp, sha256 e8343e8c85c094ad, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF