Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

ISOW7842FDWER

Texas Instruments · Digital Isolators (With Power) · SOIC-16-300mil

ISOW7842FDWER from Texas Instruments, in a SOIC-16-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Primary-side supply voltage, recommended 3 V to 5.5 V and referenced to GND1; absolute maximum is -0.5 V to 6 V, with UVLO thresholds of 2.7 V (rising) and 2.1 V (falling).
2 GND1 power_in Ground connection for VCC (primary side).
3 INA input Input channel A, referenced to VSI, with high threshold of at least 0.7 × VSI and low threshold of at most 0.3 × VSI.
4 INB input Input channel B, referenced to VSI, with high threshold of at least 0.7 × VSI and low threshold of at most 0.3 × VSI.
5 OUTC output Output channel C; sources up to -4 mA (VSO = 5 V) or -2 mA (VSO = 3.3 V) and sinks up to 4 mA or 2 mA respectively, defaulting high (low on F-suffix devices) when its input is open.
6 OUTD output Output channel D; sources up to -4 mA (VSO = 5 V) or -2 mA (VSO = 3.3 V) and sinks up to 4 mA or 2 mA respectively, defaulting high (low on F-suffix devices) when its input is open.
7 NC unconnected Not connected internally.
8 GND1 power_in Ground connection for VCC (primary side).
9 GND2 power_in Ground connection for VISO (secondary side).
10 SEL input Isolated supply select: tie to VISO for a 5 V output, or tie to GND2 or leave floating for a 3.3 V output; the pin has an internal weak pull-down.
11 IND input Input channel D, referenced to VSI, with high threshold of at least 0.7 × VSI and low threshold of at most 0.3 × VSI.
12 INC input Input channel C, referenced to VSI, with high threshold of at least 0.7 × VSI and low threshold of at most 0.3 × VSI.
13 OUTB output Output channel B; sources up to -4 mA (VSO = 5 V) or -2 mA (VSO = 3.3 V) and sinks up to 4 mA or 2 mA respectively, defaulting high (low on F-suffix devices) when its input is open.
14 OUTA output Output channel A; sources up to -4 mA (VSO = 5 V) or -2 mA (VSO = 3.3 V) and sinks up to 4 mA or 2 mA respectively, defaulting high (low on F-suffix devices) when its input is open.
15 GND2 power_in Ground connection for VISO (secondary side).
16 VISO power_out Isolated supply output, set to 5 V or 3.3 V by the SEL pin and referenced to GND2.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16-300mil
Category Signal Isolation Devices
Pins 16

CAD (KiCad official)

  • Symbol: ISOW7842FDWER
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16-300mil (KiCad packages3D, STEP)
  • 3D model files: isow7842fdwer-etched.step / isow7842fdwer-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); isow7842fdwer.step / isow7842fdwer.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (58 pp, sha256 d52d56a624a0bade, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF