component
TLV1117LV28DCYR
Public Made by Adomby adom
Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-223-4. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownTLV1117LV28DCYR
Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-223-4
TLV1117LV28DCYR from Texas Instruments, in a SOT-223-4. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground pin. Common return for the regulator; connect directly to the system ground plane. |
| 2 | OUT | power_out | Regulated 2.8V output pin. Requires a 1 µF (min) ceramic output capacitor for stability; delivers up to 1A of load current with typical dropout of 455 mV at 1A (Vout ≥ 3.3V) / 570 mV at 1A (Vout < 3.3V). |
| 3 | IN | power_in | Unregulated input pin. Operates from 2V to 5.5V (absolute max 6V). Bypass with a 1 µF ceramic capacitor close to the pin. |
| Tab | OUT | power_out | SOT-223 heat-slug tab, electrically connected to the OUT pin. Solder to a copper pour for thermal dissipation (θJA = 62.9 °C/W). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOT-223-4 |
| Category | PMIC |
| Pins | 4 |
Ordering variants
Same part, different packaging or reel option.
TLV1117LV28DCYR
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input voltage | VIN | 2 | 5.5 | V | 4 | ||
| Output voltage | VOUT | 0 | 5.5 | V | 4 | ||
| Output current | IOUT | 0 | 1 | A | 4 | ||
| Input voltage (absolute maximum) | VIN | -0.3 | 6 | V | All voltages with respect to GND | 4 | |
| Output voltage (absolute maximum) | VOUT | -0.3 | 6 | V | All voltages with respect to GND | 4 | |
| Operating junction temperature (absolute maximum) | TJ | -55 | 150 | °C | 4 | ||
| Storage temperature | Tstg | -55 | 150 | °C | 4 | ||
| DC output accuracy | VOUT | -1.5 | 1.5 | % | VOUT > 2 V | 5 | |
| Operating junction temperature | TJ | -40 | 125 | °C | 5 | ||
| Line regulation | ΔVOUT(ΔVIN) | 1 | 5 | mV | VOUT(nom) + 0.5 V ≤ VIN ≤ 5.5 V, IOUT = 10 mA | 5 | |
| Load regulation | ΔVOUT(ΔIOUT) | 1 | 35 | mV | 0 mA ≤ IOUT ≤ 1 A | 5 | |
| Dropout voltage at 1 A | VDO | 570 | 800 | mV | VOUT < 3.3 V, VIN = 0.98 × VOUT(nom), IOUT = 1 A | 5 | |
| Output current limit | ICL | 1.1 | A | VOUT = 0.9 × VOUT(nom) | 5 | ||
| Quiescent current | IQ | 50 | 100 | µA | IOUT = 0 mA | 5 | |
| Thermal shutdown temperature (shutdown) | TSD | 165 | °C | Shutdown, temperature increasing | 5 | ||
| Thermal shutdown temperature (reset) | TSD | 145 | °C | Reset, temperature decreasing | 5 | ||
| Dropout voltage at 200 mA | VDO | 115 | mV | VOUT < 3.3 V, VIN = 0.98 × VOUT(nom), IOUT = 200 mA | 5 | ||
| Dropout voltage at 500 mA | VDO | 285 | mV | VOUT < 3.3 V, VIN = 0.98 × VOUT(nom), IOUT = 500 mA | 5 | ||
| Dropout voltage at 800 mA | VDO | 455 | mV | VOUT < 3.3 V, VIN = 0.98 × VOUT(nom), IOUT = 800 mA | 5 | ||
| Power-supply rejection ratio | PSRR | 65 | dB | VIN = 3.3 V, VOUT = 1.8 V, IOUT = 500 mA, f = 100 Hz | 5 | ||
| Output noise voltage | Vn | 60 | µVRMS | BW = 10 Hz to 100 kHz, VIN = 2.8 V, VOUT = 1.8 V, IOUT = 500 mA | 5 | ||
| Start-up time | tSTR | 100 | µs | COUT = 1.0 µF, IOUT = 1 A | 5 | ||
| Undervoltage lockout | UVLO | 1.95 | V | VIN rising | 5 | ||
| Junction-to-ambient thermal resistance | RθJA | 62.9 | °C/W | DCY (SOT-223) 4-pin, JEDEC board | 4 | ||
| Junction-to-case (top) thermal resistance | θJCtop | 47.2 | °C/W | DCY (SOT-223) 4-pin | 4 | ||
| Junction-to-board thermal resistance | RθJC(top) | 12 | °C/W | DCY (SOT-223) 4-pin | 4 | ||
| Junction-to-top characterization parameter | ψJT | 6.1 | °C/W | DCY (SOT-223) 4-pin | 4 | ||
| Junction-to-board characterization parameter | ψJB | 11.9 | °C/W | DCY (SOT-223) 4-pin | 4 |
CAD (KiCad official)
- Symbol:
TLV1117LV28DCYR - Footprint:
Package_TO_SOT_SMD:SOT-223 - 3D model: SOT-223-4 (KiCad packages3D, STEP)
- 3D model files:
tlv1117lv28dcyr-etched.step/tlv1117lv28dcyr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tlv1117lv28dcyr.step/tlv1117lv28dcyr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (25 pp, sha256
0f459b8f652927f7, retrieved 2026-08-17, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).