Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

LP2951CD-3.3R2G

onsemi · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOIC-8

LP2951CD-3.3R2G from onsemi, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Output power_out Regulated output of the 100 mA low-dropout regulator, which can supply output currents in excess of 100 mA.
2 Sense input Sense pin shown on the output side of the block diagram; the datasheet gives no separate electrical limit for it.
3 Shutdown input Logic-level shutdown input that turns the regulator output off or on.
4 GND power_in Ground reference pin for the regulator.
5 Error Output output Error output that signals an out-of-regulation condition to external circuitry, or can serve as a microprocessor power-on reset.
6 VO Tap passive Tap on the internal pinned resistor divider that sets the preset 5.0 V, 3.3 V or 3.0 V output voltage, depending on the version.
7 Feedback input Direct access to the error amplifier feedback input, used to program the output from 1.25 V to 29 V.
8 Input power_in Unregulated input supply; the datasheet gives a 50 mV input-to-output differential at 100 µA and 380 mV at 100 mA.

Key specifications

Parameter Value
Manufacturer onsemi
Package SOIC-8
Category Power Management (PMIC)
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output Voltage (3.3 V version), Vin = 4.3 V, IO = 100 µA, TA = 25°C VO 3.267 3.3 3.333 V Vin = 4.3 V, IO = 100 µA, TA = 25°C 4
Output Voltage (3.3 V version), TA = −40 to +125°C VO 3.234 3.366 V TA = −40 to +125°C 4
Output Voltage (3.3 V version), line and load over range VO 3.221 3.379 V Vin = 4.3 to 30 V, IO = 100 µA to 100 mA, TA = −40 to +125°C 4
Line Regulation Regline 0.08 0.2 % Vin = VO(nom) +1.0 V to 30 V 5
Load Regulation Regload 0.13 0.2 % IO = 100 µA to 100 mA 5
Dropout Voltage VI − VO 30 80 mV IO = 100 µA 5
Dropout Voltage VI − VO 350 450 mV IO = 100 mA 5
Supply Bias Current ICC 93 120 µA IO = 100 µA 5
Supply Bias Current ICC 4 12 mA IO = 100 mA 5
Dropout Supply Bias Current ICCdropout 110 170 µA Vin = VO(nom) − 0.5 V, IO = 100 µA 5
Current Limit ILimit 220 300 mA VO shorted to ground 5
Thermal Regulation Regthermal 0.05 0.2 %/W 5
Reference Voltage (TA = 25°C), C grade Vref 1.21 1.235 1.26 V TA = 25°C 5
Reference Voltage (TA = −40 to +125°C), C grade Vref 1.2 1.27 V TA = −40 to +125°C 5
Reference Voltage (line and load over range), C grade Vref 1.185 1.285 V IO = 100 µA to 100 mA, Vin = 23 to 30 V 5
Feedback Pin Bias Current IFB 15 40 nA 5
Error Comparator Output Leakage Current Ilkg 0.01 1 µA VOH = 30 V 5
Error Comparator Output Low Voltage VOL 150 250 mV Vin = 4.5 V, IOL = 400 µA 5
Upper Threshold Voltage Vthu 40 45 mV Vin = 6.0 V 5
Lower Threshold Voltage Vthl 60 95 mV Vin = 6.0 V 5
Shutdown Input Logic Voltage, Logic 0 (Regulator On) Vshtdn 0 0.7 V Logic 0 (Regulator On) 5
Shutdown Input Logic Voltage, Logic 1 (Regulator Off) Vshtdn 2 30 V Logic 1 (Regulator Off) 5
Shutdown Pin Input Current Ishtdn 35 50 µA Vshtdn = 2.4 V 5
Shutdown Pin Input Current Ishtdn 450 600 µA Vshtdn = 30 V 5
Regulator Output Current in Shutdown Mode Ioff 3 10 µA Vin = 30 V, Vshtdn = 2.0 V, VO = 0, Pin 6 connected to Pin 7 5
Input Voltage VCC 30 Vdc 3
Peak Transient Input Voltage VCC 32 Vdc t < 300 ms 3
Feedback Input Voltage Vfb -1.5 30 Vdc 3
Shutdown Input Voltage Vsd -0.3 30 Vdc 3
Error Comparator Output Voltage Verr -0.3 30 Vdc 3
Operating Ambient Temperature Range TA -40 125 °C 3
Maximum Die Junction Temperature Range TJ 150 °C 3
Storage Temperature Range Tstg -65 150 °C 3
Thermal Resistance, Junction-to-Ambient (SOIC-8, D suffix) RJA 180 °C/W Case 751 (SOIC-8), D suffix 3
Thermal Resistance, Junction-to-Case (SOIC-8, D suffix) RJC 45 °C/W Case 751 (SOIC-8), D suffix 3

CAD (KiCad official)

  • Symbol: LP2951CD-3.3R2G
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: lp2951cd-3-3r2g-etched.step / lp2951cd-3-3r2g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lp2951cd-3-3r2g.step / lp2951cd-3-3r2g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (22 pp, sha256 a61aad4d8579aefb, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF