Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

NCP785AH50T1G

onsemi · Linear Voltage Regulators (LDO) · SOT-89-3

NCP785AH50T1G from onsemi, in a SOT-89-3. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Supply voltage input; the datasheet specifies a DC operating input range of 25 V to 450 V for VOUT = 3.3 V and 50 V to 450 V for VOUT = 5.0 V, and calls for a 2.2 µF capacitor from VIN to GND.
2 GND power_in Ground connection; the tab is also internally GND, so pin 2 and the tab share this potential.
3 VOUT power_out Regulator output; connect a 22 µF or larger MLCC capacitor from VOUT to GND, with fixed output options of 3.3 V, 5.0 V, 12 V and 15 V.

Key specifications

Parameter Value
Manufacturer onsemi
Package SOT-89-3
Category Power Management ICs
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Operating Input Voltage DC VIN 50 450 V 3
Output Voltage Accuracy VOUT 4.775 5 5.225 V TJ = 25°C, Iout = 100 µA, 50 V ≤ Vin ≤ 450 V 3
Output Voltage Accuracy VOUT 4.75 5 5.25 V −40°C ≤ TJ ≤ 85°C, Iout = 100 µA, 50 V ≤ Vin ≤ 450 V 3
Line Regulation RegLINE -0.5 0.2 0.5 % 50 V ≤ Vin ≤ 450 V, Iout = 100 µA 3
Load Regulation RegLOAD -1 0.62 1 % 100 µA ≤ IOUT ≤ 10 mA, Vin = 55 V 3
Maximum Output Current IOUT 10.5 mA 55 V ≤ Vin ≤ 450 V 3
Quiescent Current IQ 16 21 µA IOUT = 0, 50 V ≤ Vin ≤ 450 V 3
Ground Current IGND 23 µA 50 V ≤ Vin ≤ 450 V, 0 < IOUT ≤ 10 mA 3
Power Supply Rejection Ratio PSRR 70 dB Vin = 340 VDC +1 Vpp modulation, Iout = 100 µA, f = 1 kHz 3
Noise VNOISE 300 Vrms f = 100 Hz to 100 kHz, Vin = 340 VDC, Iout = 100 µA 3
Thermal Shutdown Temperature TSD 145 °C Temperature increasing from TJ = +25°C 3
Thermal Shutdown Hysteresis TSDH 10 °C Temperature falling from TSD 3
Input Voltage (absolute maximum) VIN -0.3 700 V Peak 650 V max 1 ms non repeated for 1 s (Note 1) 2
Output Voltage (absolute maximum) VOUT -0.3 18 V 2
Maximum Junction Temperature TJ(MAX) 150 °C 2
Storage Temperature TSTG -55 150 °C 2
ESD Capability, Human Body Model ESDHBM 2000 V All pins except HV pin no.1 (Note 2) 2
ESD Capability, Machine Model ESDMM 200 V Note 2 2
Thermal Resistance, Junction-to-Air (SOT-89) RJA 79 °C/W 2

CAD (KiCad official)

  • Symbol: NCP785AH50T1G
  • Footprint: Package_TO_SOT_SMD:SOT-89-3
  • 3D model: SOT-89-3 (KiCad packages3D, STEP)
  • 3D model files: ncp785ah50t1g-etched.step / ncp785ah50t1g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ncp785ah50t1g.step / ncp785ah50t1g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (11 pp, sha256 12bcf3bfba6b38f3, retrieved 2026-10-30, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF