Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

MSP430F2001IPWR

Texas Instruments · Microcontrollers (MCU/MPU/SOC) · TSSOP-14

MSP430F2001IPWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Supply voltage input, 1.8 V to 3.6 V recommended operating range.
2 P1.0/TACLK/ACLK/CA0 bidirectional General-purpose I/O pin selectable as Timer_A TACLK input, ACLK output, or Comparator_A+ input CA0.
3 P1.1/TA0/CA1 bidirectional General-purpose I/O pin selectable as Timer_A capture input CCI0A or compare output TA0, or Comparator_A+ input CA1.
4 P1.2/TA1/CA2 bidirectional General-purpose I/O pin selectable as Timer_A capture input CCI1A or compare output TA1, or Comparator_A+ input CA2.
5 P1.3/CAOUT/CA3 bidirectional General-purpose I/O pin selectable as Comparator_A+ output CAOUT or input CA3.
6 P1.4/SMCLK/CA4/TCK bidirectional General-purpose I/O pin selectable as SMCLK output, Comparator_A+ input CA4, or JTAG test clock input TCK.
7 P1.5/TA0/CA5/TMS bidirectional General-purpose I/O pin selectable as Timer_A compare output TA0, Comparator_A+ input CA5, or JTAG test mode select input TMS.
8 P1.6/TA1/CA6/TDI/TCLK bidirectional General-purpose I/O pin selectable as Timer_A compare output TA1, Comparator_A+ input CA6, or JTAG test data input TDI or test clock TCLK.
9 P1.7/CAOUT/CA7/TDO/TDI bidirectional General-purpose I/O pin selectable as Comparator_A+ output CAOUT or input CA7, or JTAG test data output TDO or test data input TDI.
10 RST/NMI/SBWTDIO input Reset or nonmaskable interrupt input; Spy-Bi-Wire test data input/output during programming and test.
11 TEST/SBWTCK input Test mode selector for JTAG pins on Port 1; Spy-Bi-Wire test clock input during programming and test.
12 XOUT/P2.7 bidirectional Crystal oscillator output terminal or general-purpose digital I/O pin P2.7; note that input usage requires P2SEL.7 to be cleared to avoid excess current.
13 XIN/P2.6/TA1 bidirectional Crystal oscillator input terminal, general-purpose I/O pin P2.6, or Timer_A compare output TA1.
14 VSS power_in Ground reference.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Embedded Processors & Controllers
Pins 14

CAD (KiCad official)

  • Symbol: MSP430F2001IPWR
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: msp430f2001ipwr-etched.step / msp430f2001ipwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); msp430f2001ipwr.step / msp430f2001ipwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (104 pp, sha256 f41a8064a9540aa9, retrieved 2026-09-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF