component
EG1182
Public Made by Adomby adom
EG Micro DC-DC Converters, SOP-8-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownEG1182
EG Micro · DC-DC Converters · SOP-8-EP
EG1182 from EG Micro, in a SOP-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | Vin | power_in | High-voltage supply input rated 20V to 60V (absolute maximum -0.3V to 65V to GND) that feeds the internal high-voltage circuits, drive circuit and power switch, and should be decoupled with a low-frequency filter capacitor plus a 0.1uF high-frequency bypass capacitor. |
| 2 | Vcc | power_in | Low-voltage supply for the internal control circuits, oscillator, amplifier and comparators, with a 30V absolute maximum and 15V typical operating input, fed from FB through an internal diode and requiring a 4.7uF/25V capacitor. |
| 3 | CT | input | Oscillator timing capacitor input that sets the switching frequency from 10kHz to 100kHz via f = 37.5x10^6 / CT (CT in pF), with an absolute maximum of 30V to GND. |
| 4 | GND | power_in | Ground reference pin for the chip. |
| 5 | ADJ | input | Output voltage adjust input for the internal error amplifier with a 1.35V reference, where Vout = (1 + R1/R2) x 1.35V, R1 is the resistor from FB to ADJ and R2 is the resistor from ADJ to GND, with an absolute maximum of 30V. |
| 6 | FB | input | Output voltage feedback input that requires a feedback voltage of at least 5V, with an absolute maximum of 30V to GND, and that also supplies Vcc through an internal diode. |
| 7 | OUT | output | Power transistor output that connects to the inductor and freewheeling diode, with an absolute maximum of 65V to GND. |
| 8 | IPK | input | Peak current set/sense pin that connects through a resistor to Vin, with the peak limit set by IPK = 0.7/Rsense x 84 (about 500mA typical), and an absolute maximum of 80V to GND. |
| 9 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | EG Micro |
| Package | SOP-8-EP |
| Category | Power Management (PMIC) |
| Pins | 9 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Vin pin voltage relative to GND | Vin | -0.3 | 65 | V | 8 | ||
| Vcc pin voltage relative to GND | Vcc | -0.3 | 30 | V | 8 | ||
| OUT pin voltage relative to GND | OUT | -0.3 | 65 | V | 8 | ||
| CT pin voltage relative to GND | CT | -0.3 | 30 | V | 8 | ||
| ADJ pin voltage relative to GND | ADJ | -0.3 | 30 | V | 8 | ||
| FB pin voltage relative to GND | FB | -0.3 | 30 | V | 8 | ||
| IPK pin voltage relative to GND | IPK | -0.3 | 80 | V | 8 | ||
| Ambient temperature | TA | -45 | 85 | ℃ | 8 | ||
| Storage temperature | Tstr | -65 | 125 | ℃ | 8 | ||
| Soldering temperature | TL | 300 | ℃ | T=10S | 8 | ||
| Input voltage at Vin pin | Vin | 20 | 60 | V | 9 | ||
| Vcc input voltage | Vcc | 15 | 30 | V | 9 | ||
| Quiescent current (PWM operation) | Icc | 5 | 8 | mA | Vin=48V,Fs=75KHz, external output inductor and 1N4148 freewheeling diode | 9 | |
| Oscillation frequency | Fosc | 60 | 75 | 90 | KHz | Vin=48V, CT=470pF | 9 |
| Feedback reference voltage | VADJ | 1.3 | 1.35 | 1.4 | V | Vin=30V | 9 |
| Power transistor saturation voltage | Vce(sat) | 2 | 3 | V | IOUT=500mA | 9 | |
| Power transistor saturation voltage | Vce(sat) | 1 | 1.5 | V | IOUT=100mA | 9 | |
| UVLO turn-on voltage | UVLO(ON) | 6 | 6.5 | 7 | V | 9 | |
| UVLO turn-off voltage | UVLO(OFF) | 3 | 3.5 | 4 | V | 9 | |
| UVLO hysteresis voltage | UVLO(Hyst) | 3 | V | 9 | |||
| Maximum output peak current limit | IPKmax | 500 | mA | IPK =0.7/Rsense*84 | 9 | ||
| Maximum output duty cycle | D(max) | 75 | % | 9 |
CAD (KiCad official)
- Symbol:
EG1182 - Footprint:
Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm - 3D model: SOP-8-EP (KiCad packages3D, STEP)
- 3D model files:
eg1182-etched.step/eg1182-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);eg1182.step/eg1182.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: EG Micro datasheet (13 pp, sha256
314154a873b91951, retrieved 2026-10-19, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).