component
ULN2402A
Public Made by Adomby adom
Mixic Darlington Transistor Arrays, SOP-10. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownULN2402A
Mixic · Darlington Transistor Arrays · SOP-10
ULN2402A from Mixic, in a SOP-10. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1B | input | Channel 1 input pin; TTL/CMOS compatible logic input for driving 1C Darlington output. |
| 2 | 2B | input | Channel 2 input pin; TTL/CMOS compatible logic input for driving 2C Darlington output. |
| 3 | 3B | input | Channel 3 input pin; TTL/CMOS compatible logic input for driving 3C Darlington output. |
| 4 | 4B | input | Channel 4 input pin; TTL/CMOS compatible logic input for driving 4C Darlington output. |
| 5 | E | power_in | Emitter/ground connection; device ground reference. |
| 6 | COM | passive | Common terminal for internal clamping diodes; cathode connection point, maximum 50V. |
| 7 | 4C | output | Channel 4 Darlington collector output; rated 0-50V maximum, 500mA per channel. |
| 8 | 3C | output | Channel 3 Darlington collector output; rated 0-50V maximum, 500mA per channel. |
| 9 | 2C | output | Channel 2 Darlington collector output; rated 0-50V maximum, 500mA per channel. |
| 10 | 1C | output | Channel 1 Darlington collector output; rated 0-50V maximum, 500mA per channel. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Mixic |
| Package | SOP-10 |
| Category | Transistors/Thyristors |
| Pins | 10 |
CAD (KiCad official)
- Symbol:
ULN2402A - Footprint:
Package_SO:SOIC-10_3.9x4.9mm_P1mm - 3D model: SOP-10, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 1.75 mm nominal SOIC height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
- 3D model files:
uln2402a-etched.step/uln2402a-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);uln2402a.step/uln2402a.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Mixic datasheet (9 pp, sha256
7981b8e6de23d0f0, retrieved 2026-10-01, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).