Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

74HC27PW

Nexperia · Logic ICs · TSSOP-14

74HC27PW from Nexperia, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Data input 1A of NOR gate 1; inputs include clamp diodes so current-limiting resistors can interface them to voltages above VCC.
2 1B input Data input 1B of NOR gate 1; inputs include clamp diodes so current-limiting resistors can interface them to voltages above VCC.
3 2A input Data input 2A of NOR gate 2; inputs include clamp diodes so current-limiting resistors can interface them to voltages above VCC.
4 2B input Data input 2B of NOR gate 2; inputs include clamp diodes so current-limiting resistors can interface them to voltages above VCC.
5 2C input Data input 2C of NOR gate 2; inputs include clamp diodes so current-limiting resistors can interface them to voltages above VCC.
6 2Y output Data output 2Y of NOR gate 2.
7 GND power_in Ground (0 V) reference for all voltages.
8 3Y output Data output 3Y of NOR gate 3.
9 3A input Data input 3A of NOR gate 3; inputs include clamp diodes so current-limiting resistors can interface them to voltages above VCC.
10 3B input Data input 3B of NOR gate 3; inputs include clamp diodes so current-limiting resistors can interface them to voltages above VCC.
11 3C input Data input 3C of NOR gate 3; inputs include clamp diodes so current-limiting resistors can interface them to voltages above VCC.
12 1Y output Data output 1Y of NOR gate 1.
13 1C input Data input 1C of NOR gate 1; inputs include clamp diodes so current-limiting resistors can interface them to voltages above VCC.
14 VCC power_in Supply voltage, 2.0 V to 6.0 V for 74HC27 and 4.5 V to 5.5 V for 74HCT27 per recommended operating conditions.

Key specifications

Parameter Value
Manufacturer Nexperia
Package TSSOP-14
Category Logic ICs
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
VCC supply voltage VCC 2 5 6 V 3
input voltage VI 0 V 3
output voltage VO 0 V 3
ambient temperature Tamb -40 25 125 °C 3
input transition rise and fall rate Δt/ΔV 625 ns/V VCC = 2.0 V 3
input transition rise and fall rate Δt/ΔV 1.67 139 ns/V VCC = 4.5 V 3
input transition rise and fall rate Δt/ΔV 83 ns/V VCC = 6.0 V 3
supply voltage VCC -0.5 7 V 3
input clamping current IIK -20 20 mA VI < -0.5 V or VI > VCC + 0.5 V 3
output clamping current IOK -20 20 mA VO < -0.5 V or VO > VCC + 0.5 V 3
output current IO -25 25 mA -0.5 V < VO < VCC + 0.5 V 3
supply current ICC 50 mA 3
ground current IGND -50 mA 3
storage temperature Tstg -65 150 °C 3
total power dissipation Ptot 500 mW 3
HIGH-level input voltage VIH 1.5 1.2 V VCC = 2.0 V 4
HIGH-level input voltage VIH 3.15 2.4 V VCC = 4.5 V 4
HIGH-level input voltage VIH 4.2 3.2 V VCC = 6.0 V 4
LOW-level input voltage VIL 0.8 0.5 V VCC = 2.0 V 4
LOW-level input voltage VIL 2.1 1.35 V VCC = 4.5 V 4
LOW-level input voltage VIL 2.8 1.8 V VCC = 6.0 V 4
HIGH-level output voltage VOH 1.9 2 V VI = VIH or VIL; IO = -20 μA; VCC = 2.0 V 4
HIGH-level output voltage VOH 4.4 4.5 V VI = VIH or VIL; IO = -20 μA; VCC = 4.5 V 4
HIGH-level output voltage VOH 5.9 6 V VI = VIH or VIL; IO = -20 μA; VCC = 6.0 V 4
HIGH-level output voltage VOH 3.98 4.32 V VI = VIH or VIL; IO = -4.0 mA; VCC = 4.5 V 4
HIGH-level output voltage VOH 5.48 5.81 V VI = VIH or VIL; IO = -5.2 mA; VCC = 6.0 V 4
LOW-level output voltage VOL 0 0.1 V VI = VIH or VIL; IO = 20 μA; VCC = 2.0 V 4
LOW-level output voltage VOL 0.15 0.26 V VI = VIH or VIL; IO = 4.0 mA; VCC = 4.5 V 4
LOW-level output voltage VOL 0.16 0.26 V VI = VIH or VIL; IO = 5.2 mA; VCC = 6.0 V 4
input leakage current II -0.1 0.1 μA VI = VCC or GND; VCC = 6.0 V 4
supply current ICC 2 μA VI = VCC or GND; IO = 0 A; VCC = 6.0 V 4
supply current ICC 40 μA VI = VCC or GND; IO = 0 A; VCC = 6.0 V; Tamb -40 °C to +125 °C 4
input leakage current II -1 1 μA VI = VCC or GND; VCC = 6.0 V; Tamb -40 °C to +125 °C 4
propagation delay tpd 28 90 ns nA, nB, nC to nY; see Fig. 4; VCC = 2.0 V 5
propagation delay tpd 10 18 ns nA, nB, nC to nY; see Fig. 4; VCC = 4.5 V 5
propagation delay tpd 8 15 ns nA, nB, nC to nY; see Fig. 4; VCC = 6.0 V 5
transition time tt 19 75 ns see Fig. 4; VCC = 2.0 V 5
transition time tt 7 15 ns see Fig. 4; VCC = 4.5 V 5
transition time tt 6 13 ns see Fig. 4; VCC = 6.0 V 5

CAD (KiCad official)

  • Symbol: 74HC27PW
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: 74hc27pw-etched.step / 74hc27pw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74hc27pw.step / 74hc27pw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (12 pp, sha256 6996b48ab9e68d6b, retrieved 2026-10-17, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus off (skipped (clean text read)), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF