component

CD74AC10M96

Public Made by Adom

by adom

Texas Instruments Logic Gates, SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogiccd74ac10m96factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

CD74AC10M96

Texas Instruments · Logic Gates · SOIC-14

CD74AC10M96 from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Input A of NAND gate 1; input voltage must stay between 0 V and VCC, and unused inputs must be held at VCC or GND.
2 1B input Input B of NAND gate 1; input voltage must stay between 0 V and VCC, and unused inputs must be held at VCC or GND.
3 2A input Input A of NAND gate 2; input voltage must stay between 0 V and VCC, and unused inputs must be held at VCC or GND.
4 2B input Input B of NAND gate 2; input voltage must stay between 0 V and VCC, and unused inputs must be held at VCC or GND.
5 2C input Input C of NAND gate 2; input voltage must stay between 0 V and VCC, and unused inputs must be held at VCC or GND.
6 2Y output Output Y of NAND gate 2; rated for ±24 mA drive (IOH −24 mA and IOL 24 mA at VCC 4.5 V to 5.5 V).
7 GND power_in Ground reference for the device.
8 3Y output Output Y of NAND gate 3; rated for ±24 mA drive (IOH −24 mA and IOL 24 mA at VCC 4.5 V to 5.5 V).
9 3A input Input A of NAND gate 3; input voltage must stay between 0 V and VCC, and unused inputs must be held at VCC or GND.
10 3B input Input B of NAND gate 3; input voltage must stay between 0 V and VCC, and unused inputs must be held at VCC or GND.
11 3C input Input C of NAND gate 3; input voltage must stay between 0 V and VCC, and unused inputs must be held at VCC or GND.
12 1Y output Output Y of NAND gate 1; rated for ±24 mA drive (IOH −24 mA and IOL 24 mA at VCC 4.5 V to 5.5 V).
13 1C input Input C of NAND gate 1; input voltage must stay between 0 V and VCC, and unused inputs must be held at VCC or GND.
14 VCC power_in Supply voltage; recommended operating range is 1.5 V to 5.5 V, with an absolute maximum of 6 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: CD74AC10M96
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: cd74ac10m96-etched.step / cd74ac10m96-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74ac10m96.step / cd74ac10m96.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (14 pp, sha256 067c1f29684ac2d2, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF