component
STM32F051K6T6
Public Made by Adomby adom
STMicroelectronics Microcontrollers (MCU/MPU/SOC), QFP-32(7x7). Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSTM32F051K6T6
STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · QFP-32(7x7)
STM32F051K6T6 from STMicroelectronics, in a QFP-32(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD | power_in | Digital power supply input pin; VDD (=VDDIO1) operating range is 2.0 V to 3.6 V and must be decoupled per the recommended power-supply scheme. |
| 2 | PF0-OSC_IN | bidirectional | Port F GPIO0, 5V-tolerant (FT) I/O, floating input by default after reset; additional function OSC_IN, the external 4-32 MHz oscillator input. |
| 3 | PF1-OSC_OUT | bidirectional | Port F GPIO1, 5V-tolerant (FT) I/O, floating input by default after reset; additional function OSC_OUT, the external high-speed oscillator output. |
| 4 | NRST | bidirectional | Bidirectional reset pin with an embedded weak pull-up resistor; device reset input / internal reset output, active low. |
| 5 | VDDA | power_in | Analog power supply pin for ADC, DAC, reset blocks, RCs and PLL; must be from VDD to 3.6 V, with a minimum of 2.4 V when the ADC or DAC is used. |
| 6 | PA0 | bidirectional | Port A GPIO0, ADC-capable 3.3V (TTa) I/O; alternate functions USART2_CTS, TIM2_CH1_ETR, COMP1_OUT, TSC_G1_IO1; additional functions ADC_IN0, COMP1_INM6, RTC_TAMP2, WKUP1 (wakeup from Standby). |
| 7 | PA1 | bidirectional | Port A GPIO1, TTa I/O; alternate functions USART2_RTS, TIM2_CH2, TSC_G1_IO2, EVENTOUT; additional functions ADC_IN1, COMP1_INP. |
| 8 | PA2 | bidirectional | Port A GPIO2, TTa I/O; alternate functions USART2_TX, TIM2_CH3, TIM15_CH1, COMP2_OUT, TSC_G1_IO3; additional functions ADC_IN2, COMP2_INM6. |
| 9 | PA3 | bidirectional | Port A GPIO3, TTa I/O; alternate functions USART2_RX, TIM2_CH4, TIM15_CH2, TSC_G1_IO4; additional functions ADC_IN3, COMP2_INP. |
| 10 | PA4 | bidirectional | Port A GPIO4, TTa I/O; alternate functions SPI1_NSS, I2S1_WS, USART2_CK, TIM14_CH1, TSC_G2_IO1; additional functions ADC_IN4, COMP1_INM4, COMP2_INM4, DAC_OUT1. |
| 11 | PA5 | bidirectional | Port A GPIO5, TTa I/O; alternate functions SPI1_SCK, I2S1_CK, CEC, TIM2_CH1_ETR, TSC_G2_IO2; additional functions ADC_IN5, COMP1_INM5, COMP2_INM5. |
| 12 | PA6 | bidirectional | Port A GPIO6, TTa I/O; alternate functions SPI1_MISO, I2S1_MCK, TIM3_CH1, TIM1_BKIN, TIM16_CH1, COMP1_OUT, TSC_G2_IO3, EVENTOUT; additional function ADC_IN6. |
| 13 | PA7 | bidirectional | Port A GPIO7, TTa I/O; alternate functions SPI1_MOSI, I2S1_SD, TIM3_CH2, TIM14_CH1, TIM1_CH1N, TIM17_CH1, COMP2_OUT, TSC_G2_IO4, EVENTOUT; additional function ADC_IN7. |
| 14 | PB0 | bidirectional | Port B GPIO0, TTa I/O; alternate functions TIM3_CH3, TIM1_CH2N, TSC_G3_IO2, EVENTOUT; additional function ADC_IN8. |
| 15 | PB1 | bidirectional | Port B GPIO1, TTa I/O; alternate functions TIM3_CH4, TIM14_CH1, TIM1_CH3N, TSC_G3_IO3; additional function ADC_IN9. |
| 16 | VSS | power_in | Ground pin; on the LQFP32 package this pin also carries the VSSA analog ground since a distinct VSSA pin is only available on packages with 48 pins or more (VSSA pad connected internally to this VSS pin). |
| 17 | VDD | power_in | Digital power supply input pin; VDD operating range is 2.0 V to 3.6 V. |
| 18 | PA8 | bidirectional | Port A GPIO8, 5V-tolerant (FT) I/O; alternate functions USART1_CK, TIM1_CH1, EVENTOUT, MCO. |
| 19 | PA9 | bidirectional | Port A GPIO9, FT I/O; alternate functions USART1_TX, TIM1_CH2, TIM15_BKIN, TSC_G4_IO1. |
| 20 | PA10 | bidirectional | Port A GPIO10, FT I/O; alternate functions USART1_RX, TIM1_CH3, TIM17_BKIN, TSC_G4_IO2. |
| 21 | PA11 | bidirectional | Port A GPIO11, FT I/O; alternate functions USART1_CTS, TIM1_CH4, COMP1_OUT, TSC_G4_IO3, EVENTOUT. |
| 22 | PA12 | bidirectional | Port A GPIO12, FT I/O; alternate functions USART1_RTS, TIM1_ETR, COMP2_OUT, TSC_G4_IO4, EVENTOUT. |
| 23 | PA13 | bidirectional | Port A GPIO13; after reset configured as SWDIO alternate function with internal pull-up activated, FT I/O; also usable as IR_OUT. |
| 24 | PA14 | bidirectional | Port A GPIO14; after reset configured as SWCLK alternate function with internal pull-down activated, FT I/O; also usable as USART2_TX. |
| 25 | PA15 | bidirectional | Port A GPIO15, FT I/O; alternate functions SPI1_NSS, I2S1_WS, USART2_RX, TIM2_CH1_ETR, EVENTOUT. |
| 26 | PB3 | bidirectional | Port B GPIO3, FT I/O; alternate functions SPI1_SCK, I2S1_CK, TIM2_CH2, TSC_G5_IO1, EVENTOUT. |
| 27 | PB4 | bidirectional | Port B GPIO4, FT I/O; alternate functions SPI1_MISO, I2S1_MCK, TIM3_CH1, TSC_G5_IO2, EVENTOUT. |
| 28 | PB5 | bidirectional | Port B GPIO5, FT I/O; alternate functions SPI1_MOSI, I2S1_SD, I2C1_SMBA, TIM16_BKIN, TIM3_CH2. |
| 29 | PB6 | bidirectional | Port B GPIO6, 5V-tolerant Fast-Mode-Plus capable (FTf) I/O; alternate functions I2C1_SCL, USART1_TX, TIM16_CH1N, TSC_G5_IO3. |
| 30 | PB7 | bidirectional | Port B GPIO7, FTf I/O; alternate functions I2C1_SDA, USART1_RX, TIM17_CH1N, TSC_G5_IO4. |
| 31 | BOOT0 | input | Dedicated boot-mode selection input pin sampled at reset to choose the boot source (Flash, System memory, or SRAM); input voltage range 0 to 9.0 V absolute maximum (0 to 5.5 V operating). |
| 32 | VSS | power_in | Ground pin. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | QFP-32(7x7) |
| Category | Embedded Processors & Controllers |
| Pins | 32 |
CAD (KiCad official)
- Symbol:
STM32F051K6T6 - Footprint:
Package_QFP:LQFP-32_7x7mm_P0.8mm - 3D model: QFP-32(7x7) (KiCad packages3D, STEP)
- 3D model files:
stm32f051k6t6-etched.step/stm32f051k6t6-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);stm32f051k6t6.step/stm32f051k6t6.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (122 pp, sha256
80848a22804e56d8, retrieved 2026-09-23, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).