Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

CD74HC32M96

Texas Instruments · Logic Gates · SOIC-14

CD74HC32M96 from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Input A of gate channel 1, one of the two inputs of the 2-input OR gate that implements Y = A + B in positive logic.
2 1B input Input B of gate channel 1, one of the two inputs of the 2-input OR gate that implements Y = A + B in positive logic.
3 1Y output Output Y of gate channel 1, equal to A OR B in positive logic.
4 2A input Input A of gate channel 2, one of the two inputs of the 2-input OR gate that implements Y = A + B in positive logic.
5 2B input Input B of gate channel 2, one of the two inputs of the 2-input OR gate that implements Y = A + B in positive logic.
6 2Y output Output Y of gate channel 2, equal to A OR B in positive logic.
7 GND power_in Ground reference pin for the device.
8 3Y output Output Y of gate channel 3, equal to A OR B in positive logic.
9 3A input Input A of gate channel 3, one of the two inputs of the 2-input OR gate that implements Y = A + B in positive logic.
10 3B input Input B of gate channel 3, one of the two inputs of the 2-input OR gate that implements Y = A + B in positive logic.
11 4Y output Output Y of gate channel 4, equal to A OR B in positive logic.
12 4A input Input A of gate channel 4, one of the two inputs of the 2-input OR gate that implements Y = A + B in positive logic.
13 4B input Input B of gate channel 4, one of the two inputs of the 2-input OR gate that implements Y = A + B in positive logic.
14 VCC power_in Positive supply pin for the device.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: CD74HC32M96
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: cd74hc32m96-etched.step / cd74hc32m96-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74hc32m96.step / cd74hc32m96.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (26 pp, sha256 8f5b554dbc39ef87, retrieved 2026-10-11, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF