Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

DDTC123EE-7-F

Diodes Incorporated · Digital Transistors · SOT-523

DDTC123EE-7-F from Diodes Incorporated, in a SOT-523. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN input Input to the built-in base resistor R1 (2.2 kΩ for DDTC123EE); the input voltage must stay within -10 V to +12 V per the absolute maximum ratings.
2 GND power_in Ground reference and emitter (E) of the NPN transistor, referenced by the supply and input voltage ratings.
3 OUT output Output at the collector (C) of the NPN transistor; the output current is limited to 100 mA for DDTC123EE and the supply voltage VCC is limited to 50 V.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SOT-523
Category Transistors/Thyristors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Voltage (off) Vl(off) 0.5 1.1 V VCC = 5V, IO = 100µA 3
Input Voltage (on) Vl(on) 1.9 3 V VO = 0.3V, IO = 20mA, DDTC123EE 3
Output Voltage VO(on) 0.1 0.3 V IO/Il = 10mA/0.5mA, DDTC123EE 3
Input Current Il 3.8 mA VI = 5V, DDTC123EE 3
Output Current IO(off) 0.5 µA VCC = 50V, VI = 0V 3
DC Current Gain Gl 20 VO = 5V, IO = 20mA, DDTC123EE 3
Input Resistor Tolerance ΔR1 -30 30 % 3
Resistance Ratio Tolerance ΔR2/R1 0.8 1 1.2 % 3
Supply Voltage VCC 50 V Pin (3) to (2) 2
Input Voltage VI -10 12 V Pin (1) to (2), DDTC123EE 2
Output Current IO 100 mA DDTC123EE 2
Output Current (Max) IC 100 mA 2
Power Dissipation PD 150 mW Notes 5 & 6: mounted on FR-4 PC board with minimum recommended pad layout; 150mW per element must not be exceeded 2
Thermal Resistance, Junction to Ambient Air RθJA 833 °C/W Note 5: mounted on FR-4 PC board with minimum recommended pad layout 2
Operating and Storage Temperature Range TJ, TSTG -55 150 °C 2

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin • Terminals: Finish, Matte Tin Plated Leads, Solderable per MIL-STD-202, Method 208 1

CAD (KiCad official)

  • Symbol: DDTC123EE-7-F
  • Footprint: Package_TO_SOT_SMD:SOT-523
  • 3D model: SOT-523, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.8 mm nominal SOT-523 height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: ddtc123ee-7-f-etched.step / ddtc123ee-7-f-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ddtc123ee-7-f.step / ddtc123ee-7-f.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (10 pp, sha256 56302da36e458e57, retrieved 2026-10-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF