Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS2411PW

Texas Instruments · Power Distribution Switches · TSSOP-14

TPS2411PW from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Input power for the gate drive charge pump and internal controls operating from 3 V to 16.5 V.
2 RSET input Resistor to ground programs the turn-off threshold; open results in approximately 3 mV positive V(A-C) turn-off threshold.
3 STAT tri_state Multifunction status output with weak pull-up to VDD indicating gate drive high when V(GATE) > V(A) + 0.4 V; pulling below VDD/2 shifts fast-turnoff threshold negative by approximately 157 mV.
4 FLTB tri_state Open-drain fault output (active low) for insufficient VDD, missing GATE voltage, or V(A-C) forward voltage exceeding 0.4 V, with 3 ms deglitch delay.
5 OV input Overvoltage monitor input with 0.6 V threshold forcing MOSFET off if exceeded; range 0-5.25 V programmable via external resistor divider.
6 UV input Undervoltage monitor input with 0.6 V threshold contributing to PG output; range 0-5.25 V programmable via external resistor divider.
7 GND power_in Device ground requiring low impedance connection to ground plane.
8 GATE output Gate driver output for external N-channel MOSFET with 7-12.5 V positive drive voltage and 1.75-2.35 A pulsed current to GND for rapid turn-off.
9 RSVD power_in Reserved pin that must be connected to GND.
10 C input Simulated diode cathode voltage sense input for MOSFET drain with internal clamp diode protecting differential voltage up to 0.7 V above A.
11 A input Simulated diode anode voltage sense input for MOSFET source and charge-pump bias reference with maximum 7.5 V differential voltage above C.
12 FLTR input Filter input with 520 Ω internal series resistance to A for optional external capacitor (0-1000 pF) filtering of fast comparator input.
13 BYP power_out Charge pump output for internal gate driver and comparator power supply; connect 2200 pF ceramic capacitor (800 pF-10 μF range) from BYP to A.
14 PG tri_state Open-drain Power Good indicator (active low) when UV above 0.6 V, OV below 0.6 V, or VDD UVLO not satisfied; supports wire-ORing multiple outputs with common pull-up resistor.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Power Management (PMIC)
Pins 14

CAD (KiCad official)

  • Symbol: TPS2411PW
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: tps2411pw-etched.step / tps2411pw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps2411pw.step / tps2411pw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (37 pp, sha256 6edb4f17085af239, retrieved 2026-09-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF