component
SN74HC138QPWRQ1
Public Made by Adomby adom
Texas Instruments Signal Switches, Multiplexers, Decoders, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownSN74HC138QPWRQ1
Texas Instruments · Signal Switches, Multiplexers, Decoders · TSSOP-16
SN74HC138QPWRQ1 from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A | input | Binary-select input A; together with B and C it selects which one of the eight outputs goes low when the device is enabled. |
| 2 | B | input | Binary-select input B; together with A and C it selects which one of the eight outputs goes low when the device is enabled. |
| 3 | C | input | Binary-select input C; together with A and B it selects which one of the eight outputs goes low when the device is enabled. |
| 4 | G2A | input | Active-low enable input; the decoder is enabled only when G2A and G2B are low and G1 is high. |
| 5 | G2B | input | Active-low enable input; the decoder is enabled only when G2A and G2B are low and G1 is high. |
| 6 | G1 | input | Active-high enable input; it must be high, with G2A and G2B low, for the selected output to go low. |
| 7 | Y7 | output | Active-low decoded output Y7, high unless selected by the binary inputs while the device is enabled. |
| 8 | GND | power_in | Ground reference for the device. |
| 9 | Y6 | output | Active-low decoded output Y6, high unless selected by the binary inputs while the device is enabled. |
| 10 | Y5 | output | Active-low decoded output Y5, high unless selected by the binary inputs while the device is enabled. |
| 11 | Y4 | output | Active-low decoded output Y4, high unless selected by the binary inputs while the device is enabled. |
| 12 | Y3 | output | Active-low decoded output Y3, high unless selected by the binary inputs while the device is enabled. |
| 13 | Y2 | output | Active-low decoded output Y2, high unless selected by the binary inputs while the device is enabled. |
| 14 | Y1 | output | Active-low decoded output Y1, high unless selected by the binary inputs while the device is enabled. |
| 15 | Y0 | output | Active-low decoded output Y0, high unless selected by the binary inputs while the device is enabled. |
| 16 | VCC | power_in | Supply voltage, specified for 2 V to 6 V operation with respect to GND. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-16 |
| Category | Logic |
| Pins | 16 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VCC | 2 | 5 | 6 | V | 3 | |
| High-level input voltage | VIH | 1.5 | V | VCC = 2 V | 3 | ||
| High-level input voltage | VIH | 3.15 | V | VCC = 4.5 V | 3 | ||
| High-level input voltage | VIH | 4.2 | V | VCC = 6 V | 3 | ||
| Low-level input voltage | VIL | 0.5 | V | VCC = 2 V | 3 | ||
| Low-level input voltage | VIL | 1.35 | V | VCC = 4.5 V | 3 | ||
| Low-level input voltage | VIL | 1.8 | V | VCC = 6 V | 3 | ||
| Input voltage | VI | 0 | V | maximum is VCC | 3 | ||
| Output voltage | VO | 0 | V | maximum is VCC | 3 | ||
| Input transition rise/fall time | ∆t/∆v | 1000 | ns | VCC = 2 V | 3 | ||
| Input transition rise/fall time | ∆t/∆v | 500 | ns | VCC = 4.5 V | 3 | ||
| Input transition rise/fall time | ∆t/∆v | 400 | ns | VCC = 6 V | 3 | ||
| Operating free-air temperature | TA | -40 | 125 | °C | 3 | ||
| Supply voltage range | VCC | -0.5 | 7 | V | 3 | ||
| Input clamp current | IIK | -20 | 20 | mA | VI < 0 or VI > VCC | 3 | |
| Output clamp current | IOK | -20 | 20 | mA | VO < 0 or VO > VCC | 3 | |
| Continuous output current | IO | -25 | 25 | mA | VO = 0 to VCC | 3 | |
| Continuous current through VCC or GND | -50 | 50 | mA | 3 | |||
| Package thermal impedance PW package | θJA | 108 | °C/W | PW package, see Note 2 | 3 | ||
| Storage temperature range | Tstg | -65 | 150 | °C | 3 | ||
| High-level output voltage | VOH | 1.9 | V | VCC = 2 V; IOH = −20 µA; VI = VIH or VIL | 4 | ||
| High-level output voltage | VOH | 4.4 | V | VCC = 4.5 V; IOH = −20 µA; VI = VIH or VIL | 4 | ||
| High-level output voltage | VOH | 5.9 | V | VCC = 6 V; IOH = −20 µA; VI = VIH or VIL | 4 | ||
| High-level output voltage | VOH | 3.7 | V | VCC = 4.5 V; IOH = −4 mA; VI = VIH or VIL | 4 | ||
| High-level output voltage | VOH | 5.2 | V | VCC = 6 V; IOH = −5.2 mA; VI = VIH or VIL | 4 | ||
| Low-level output voltage | VOL | 0.1 | V | VCC = 2 V; IOL = 20 µA; VI = VIH or VIL | 4 | ||
| Low-level output voltage | VOL | 0.4 | V | VCC = 4.5 V; IOL = 4 mA; VI = VIH or VIL | 4 | ||
| Input current | II | -1000 | 1000 | nA | VCC = 6 V; VI = VCC or 0 | 4 | |
| Supply current | ICC | 160 | µA | VCC = 6 V; VI = VCC or 0, IO = 0 | 4 | ||
| Input capacitance | Ci | 10 | pF | VCC = 2 V to 6 V | 4 | ||
| Propagation delay A, B, or C to any Y | tpd | 270 | ns | VCC = 2 V; CL = 50 pF | 4 | ||
| Propagation delay A, B, or C to any Y | tpd | 54 | ns | VCC = 4.5 V; CL = 50 pF | 4 | ||
| Propagation delay A, B, or C to any Y | tpd | 46 | ns | VCC = 6 V; CL = 50 pF | 4 | ||
| Propagation delay enable to any Y | tpd | 235 | ns | VCC = 2 V; CL = 50 pF | 4 | ||
| Propagation delay enable to any Y | tpd | 47 | ns | VCC = 4.5 V; CL = 50 pF | 4 | ||
| Propagation delay enable to any Y | tpd | 40 | ns | VCC = 6 V; CL = 50 pF | 4 | ||
| Output transition time | tt | 110 | ns | VCC = 2 V; CL = 50 pF | 4 | ||
| Output transition time | tt | 22 | ns | VCC = 4.5 V; CL = 50 pF | 4 | ||
| Output transition time | tt | 19 | ns | VCC = 6 V; CL = 50 pF | 4 |
CAD (KiCad official)
- Symbol:
SN74HC138QPWRQ1 - Footprint:
Package_SO:TSSOP-16_4.4x5mm_P0.65mm - 3D model: TSSOP-16 (KiCad packages3D, STEP)
- 3D model files:
sn74hc138qpwrq1-etched.step/sn74hc138qpwrq1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74hc138qpwrq1.step/sn74hc138qpwrq1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (15 pp, sha256
90668a3816425c57, retrieved 2026-10-27, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).